OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] - Rev 133

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
113 Updates to exception handling for l.add and l.div jeremybennett 5139d 00h /
112 Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register. jeremybennett 5139d 00h /
111 Changed conditionals for Verilator to "verilator" instead of "VERILATOR". jeremybennett 5139d 05h /
110 or1ksim make check should work without a libc in the or32-elf tools julius 5140d 02h /
109 or_debug_proxy does signals with signals, just ignores signals julius 5140d 10h /
108 Updated to clarify overflow and exceptions for l.add, l.addc, l.addi, l.addic, l.div and l.divu. jeremybennett 5142d 00h /
107 New instruction set testing infrastructure. Fix for l.div/li.divu (Bug 1770) and tests for that bug. jeremybennett 5142d 01h /
106 Removing old tests, pending addition of new ones. jeremybennett 5142d 01h /
105 Tagging the 0.4.0rc1 candidate release of Or1ksim jeremybennett 5145d 08h /
104 Candidate release 0.4.0rc4 jeremybennett 5145d 08h /

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.