OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] - Rev 490

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
470 ORPSoC OR1200 crt0 updates. julius 4902d 19h /
469 newlib update - added zeroing of r0 to crt0.S julius 4903d 20h /
468 ORPSoC update:
Added USER_ELF and USER_VMEM options to reference design simulation scripts.
Changed use of absolute BOARD_PATH variable to simply BOARD relative to board path
ML501's board.h bootrom default now boot from SPI		 julius 4903d 20h /
467 ORPmon - bug fixes and clean up. julius 4904d 18h /
466 ORPSoC updates:
Add new test to determine processor's capabilities.
Fix up typo in example in spiflash app README		 julius 4905d 00h /
465 ORPSoC SPI flash load Makefile and README updates. julius 4905d 14h /
464 More ORPmon updates. julius 4905d 15h /
463 ORPmon update julius 4905d 17h /
462 ORPSoC SystemC wrapper updates, monitor output more similar to or1ksim.

RAM models updated.		 julius 4905d 22h /
461 Updated to be much stricter about usage. jeremybennett 4907d 18h /

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.