OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] - Rev 530

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
510 Updates for release 0.5.1rc1. jeremybennett 4795d 13h /
509 Tagging the 0.5.0rc3 release of Or1ksim jeremybennett 4795d 13h /
508 Updates for Or1ksim 0.5.0rc3. jeremybennett 4796d 12h /
507 Newlib libgloss board support update. Corresponding GCC port changes to support it. julius 4802d 09h /
506 ORPSoC or1200 interrupt and syscall generation test julius 4803d 08h /
505 OR1200 overflow detection fixup

SPIflash program update

or1200 driver library timer improvement
julius 4803d 09h /
504 ORPSoC ALU update with new comparison configuration option, software test for comparisons and register file comment cleanup julius 4820d 05h /
503 ORPSoC's or1200 defines fix to indicate we don't actually have I/DMMU invalidate registers. julius 4821d 01h /
502 ORPSoC update - or1200, ethmac Xilinx fifos
or1200 in ORPSoC has carry bit, overflow bit, and range exception added and tested. New software tests in ORPSoC library. Ml501 build had ethmac fifos added, and or1200_defines updated to use these new or1200 features by default
julius 4823d 05h /
501 ORPSoC or1200 mult/mac/divide unit serial arith bug fixed.
ORPSoC or1200 defines now use serial divide by default
julius 4824d 05h /

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.