OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] - Rev 673

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
653 Make gdb link to or1ksim's libsim last, so wrapper works yannv 4617d 01h /
652 Fix make compile.tcl for actel backend yannv 4617d 02h /
651 ORPSoC: The ability to use a free/gimped version of Modelsim was restricted to
the reference build's scripts. This patch adds support for it to the
scripts for the board builds as well.

Signed-off-by: Julius Baxter <julius at opencores.org>
acked-by: Stefan Kristiansson <stefan.kristiansson at saunalahti.fi>
julius 4621d 21h /
650 ORPSoC: documentation update to fix explanation of Xilinx environment setup, add section for Atlys board, various cleanups julius 4622d 18h /
649 porting some of standard demo tasks

fix serial port(UART) interrupt handler
filepang 4639d 00h /
648 docs: OR1K architecture now labeled as revision 0 in draft spec julius 4641d 19h /
647 or1200: update documentation to go with recent rtl commits julius 4641d 20h /
646 Support ORSoC FT4232 board by using second JTAG; should make a command line option. yannv 4645d 06h /
645 or1200: Specification document source now in asciidoc format. ODT and MS Word format documents deprecated, PDF regenerated julius 4659d 19h /
644 or1200: the infamous l.rfe fix, and bug fix for when multiply is disabled julius 4659d 20h /

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.