OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] - Rev 470

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
450 Simplified (and hopefully more reliable) Ethernet MAC/PHY. jeremybennett 5057d 05h /
449 ORPSoC - or1200_monitor.v additions enabling new experimental execution checks.

Replace use of "clean-all" with "distclean" as make rule to clean things.
julius 5059d 02h /
448 Changed or32 to openrisc as Linux architecture name. jeremybennett 5059d 12h /
447 Updates to register order. jeremybennett 5060d 05h /
446 gdb-7.2 gdbserver updates. julius 5061d 00h /
445 gdbserver update to use kernel port ptrace register definitions. julius 5061d 21h /
444 Changes to ABI handling of varargs. jeremybennett 5062d 06h /
443 Work in progress on more efficient Ethernet. jeremybennett 5062d 09h /
442 OR1Ksim - adding trace controlability by SIGUSR1 signal. julius 5062d 23h /
441 Changes for gdbserver. jeremybennett 5063d 06h /

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.