URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] - Rev 88

Rev	Log message	Author	Age	Path
68	Added new test for interrupt priority and updated WISHBONE slave module with semaphore register.	rehayes	5178d 12h	/
67	Added irq bypass function and controll registers. Made lowest interrupt index highest priority.	rehayes	5178d 12h	/
66	Fix testbench and RISC core related to debug mode and wait states.	rehayes	5198d 08h	/
65	Parameterize delays based on number of RAM wait states.	rehayes	5198d 08h	/
64	Fixed more bugs related to wait states and debug mode.	rehayes	5198d 08h	/
63	Remove historical output ports that are no longer used.	rehayes	5208d 08h	/
62	Cleanup implicit wire declarations.	rehayes	5208d 08h	/
61	Update to RISC block to fix DEBUG mode, testbench update	rehayes	5215d 07h	/
60	Add ability at insert wait states on RAM access	rehayes	5215d 08h	/
59	Fix bug in entering DEBUG mode from WB bus command	rehayes	5215d 08h	/