OpenCores
URL https://opencores.org/ocsvn/light8080/light8080/trunk

Subversion Repositories light8080

[/] - Rev 69

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
69 New simulation scripts for Modelsim in new separate directory.
Includes old test benches for CPU VHDL core and new test benches for SoC VHDL core
ja_rd 4471d 10h /
68 Corrected ihex2vlog tool to enable explicit RAM declaration for Spartan 2. motilito 4482d 06h /
67 Corrected bugs in the Small-C compiler. motilito 4483d 08h /
66 Adding interrupt example code to the Verilog implementation. An interrupt controller was added to the sample SOC module and a sample code was added to the "hello.c" example code. motilito 4498d 06h /
65 Adding Verilog initial version to the svn.
Added the c80 Small-C compiler and AS80 assembler.
motilito 4509d 14h /
64 BUG FIX: Flags CY and AC were not clear by logic instructions
Added new flag to microcode: clr_acy
Used new flag to clear AC and CY flags unconditonally
Modified microcode for XR*, OR* and AN* to use new flag
Modified microcode assembler to support new flag
Addex explaination of new flag to documentation
Old fix that worked only for XR* instructions removed
Test bench tb0 modified to test CY clearance minimally (AC untested!)
Pre-generated vhel test bench tb0 altered accordingly
ja_rd 4518d 14h /
63 Modified syntax of ARGV parameter for compatibility to later versions of Perl ja_rd 4518d 14h /
62 Changed all hard tabs to spaces as preamble to a minor refactor ja_rd 4518d 23h /
61 Basic demo updated: main entity name changed to keep synthesis too happy ja_rd 4887d 00h /
60 Fixed nasty typo in pin constraints file (clock input) ja_rd 4891d 06h /
59 tabs to spaces ja_rd 4915d 13h /
58 tabs to spaces ja_rd 4915d 13h /
57 removed unfinished CPM demo files ja_rd 5100d 03h /
56 file list updated ja_rd 5100d 03h /
55 Altair 4K Basic demo on DE-1 board ja_rd 5100d 03h /
54 BUG FIX: XOR operations wre not clearing CY and ACY ja_rd 5100d 03h /
53 added interrupt for single-stepping
cleaned up comments a bit
ja_rd 5456d 03h /
52 test bench compilation script sanitized a little ja_rd 5456d 03h /
51 interrupt test bench adapted to the fix in IE instruction ja_rd 5456d 03h /
50 interrupt test bench adapted to the fix in IE instruction ja_rd 5456d 03h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.