OpenCores
URL https://opencores.org/ocsvn/mdct/mdct/trunk

Subversion Repositories mdct

[/] - Rev 22

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
22 project released under LGPL mikel262 5591d 09h /
21 Fix for XST synthesis error and improve readibility (by Andreas Bergmann). mikel262 5591d 10h /
20 Fix for XST synthesis error and improve readibility (by Andreas Bergman). mikel262 5591d 10h /
19 This commit was manufactured by cvs2svn to create tag 'MDCT_REL_B1_6'. 6616d 07h /
18 Minor fixes. This release is FPGA proven. mikel262 6616d 07h /
17 This commit was manufactured by cvs2svn to create tag 'MDCT_REL_B1_5'. 6638d 03h /
16 Documentation update, minor fixes mikel262 6638d 03h /
15 Redesigned. Fully pipelined, always ready for data design mikel262 6638d 04h /
14 This commit was manufactured by cvs2svn to create tag 'MDCT_REL_B1_4'. 6642d 03h /
13 performance improved by 8%, latency reduced to 94 cycles mikel262 6642d 03h /
12 This commit was manufactured by cvs2svn to create tag 'MDCT_REL_B1_3'. 6643d 03h /
11 changed ROM memory model to synchronous mikel262 6643d 03h /
10 + moved memory allocation request to where it should be
+ reduced latency to 104 cycles
mikel262 6644d 05h /
9 This commit was manufactured by cvs2svn to create tag 'MDCT_REL_B1_2'. 6646d 15h /
8 Updated DOC mikel262 6646d 15h /
7 documentation update. minor area optimization. mikel262 6647d 02h /
6 minor updates mikel262 6648d 02h /
5 This commit was manufactured by cvs2svn to create tag 'MDCT_REL_B1_1'. 6648d 04h /
4 area optimization - 100 slices less mikel262 6648d 04h /
3 This commit was manufactured by cvs2svn to create tag 'MDCT_B10'. 6648d 16h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.