OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] - Rev 21

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
21 Clean up dinesha 4517d 07h /
20 8 Bit SDARM support is added dinesha 4519d 02h /
19 8 Bit SDRAM Support added dinesha 4519d 02h /
18 8 Bit SDRAM Support is added dinesha 4519d 02h /
17 micron 8 bit memory models are added into svn dinesha 4519d 02h /
16 8 Bit SDRAM Support is added dinesha 4519d 02h /
15 Port cleanup dinesha 4522d 03h /
14 Unnecessary device config are removed dinesha 4522d 03h /
13 column bit are made progrmmable dinesha 4522d 03h /
12 Column Bits are made programmable dinesha 4522d 04h /
11 SDRAM Specification document added into SVN dinesha 4525d 04h /
10 Waveform files are added into SVN dinesha 4525d 04h /
9 SDR Bus width parameter passing issue across the models are fixed dinesha 4526d 04h /
8 test bench files are added into SVN dinesha 4526d 04h /
7 SDRAM Memory Models are added into SVN dinesha 4526d 04h /
6 Golden Log files are added into SVN dinesha 4526d 04h /
5 Run files are updated into SVN dinesha 4526d 04h /
4 Sdram controller RTL bug fixes done for 16bit SDR Mode dinesha 4527d 01h /
3 SDRAM controller core files are checked in dinesha 4533d 12h /
2 dinesha 4536d 04h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.