OpenCores
URL https://opencores.org/ocsvn/t80/t80/trunk

Subversion Repositories t80

[/] - Rev 30

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
30 Changed to xilinx specific RAM jesus 7941d 14h /
29 Fixed (IX/IY+d) timing and added all GB op-codes jesus 7941d 14h /
28 Adapted for zxgate jesus 7942d 14h /
27 Xilinx SSRAM, initial release jesus 7942d 14h /
26 Fixed instruction timing for POP and DJNZ jesus 7956d 06h /
25 IX/IY timing and ADC/SBC fix jesus 7957d 16h /
24 no message jesus 7963d 13h /
23 Fixed T2Write jesus 7963d 13h /
22 Added 8080 top level jesus 7963d 13h /
21 no message jesus 7968d 12h /
20 Updated for new T80s generic jesus 7968d 12h /
19 Initial version jesus 7968d 12h /
18 Added T2Write generic jesus 7968d 19h /
17 Removed write through jesus 7970d 11h /
16 no message jesus 7970d 15h /
15 Added clock enable and fixed IM 2 jesus 7977d 14h /
14 Changed to Xilinx ROM jesus 7997d 02h /
13 Initial import jesus 7997d 02h /
12 Initial import jesus 7997d 02h /
11 Added support for XST jesus 7997d 03h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.