OpenCores
URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] - Rev 72

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
72 Code cleanup, eliminated index 0 of input and output interrupts. rehayes 5161d 04h /
71 Added irq bypass registers to rtl, testbench and doc. rehayes 5162d 07h /
70 Updated with interrupt bypass controll registers. rehayes 5162d 07h /
69 New test to verify irq interrupt priority encoder. rehayes 5162d 07h /
68 Added new test for interrupt priority and updated WISHBONE slave module with semaphore register. rehayes 5162d 08h /
67 Added irq bypass function and controll registers. Made lowest interrupt index highest priority. rehayes 5162d 08h /
66 Fix testbench and RISC core related to debug mode and wait states. rehayes 5182d 03h /
65 Parameterize delays based on number of RAM wait states. rehayes 5182d 03h /
64 Fixed more bugs related to wait states and debug mode. rehayes 5182d 03h /
63 Remove historical output ports that are no longer used. rehayes 5192d 03h /
62 Cleanup implicit wire declarations. rehayes 5192d 03h /
61 Update to RISC block to fix DEBUG mode, testbench update rehayes 5199d 02h /
60 Add ability at insert wait states on RAM access rehayes 5199d 03h /
59 Fix bug in entering DEBUG mode from WB bus command rehayes 5199d 03h /
58 WISHBONE Bus update. rehayes 5251d 02h /
57 Traded 16 data registers for 5 address regester when wait states are enabled. rehayes 5251d 05h /
56 Extensive changes to testbench and the Xgate master bus interface and the way the RISC handles wait states. rehayes 5267d 06h /
55 Minor change to instruction set details. rehayes 5267d 06h /
54 complete rewrite of the bus arbitration module. Moved system test registers to new WISHBONE slave module. rehayes 5267d 06h /
53 Extensive changes to fix errors in how wait state are handled by the master bus interface and the RISC control logic. Fix to slave mode WISHBONE ack signal. rehayes 5267d 06h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.