OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_12/] - Rev 174

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
174 ram modules added. simont 7690d 12h /8051/tags/rel_12
173 simualtion `ifdef added simont 7690d 12h /8051/tags/rel_12
172 BIST signals added. simont 7693d 12h /8051/tags/rel_12
171 fix bug in DA operation. simont 7701d 09h /8051/tags/rel_12
170 removing unused files. simont 7701d 10h /8051/tags/rel_12
169 remove unused files. simont 7701d 10h /8051/tags/rel_12
168 modify program list. simont 7701d 10h /8051/tags/rel_12
167 add readmem for ea. simont 7704d 16h /8051/tags/rel_12
166 Change test monitor from ports to external data memory. simont 7705d 09h /8051/tags/rel_12
165 remove dumpvars. simont 7705d 13h /8051/tags/rel_12
164 initial inport. simont 7705d 14h /8051/tags/rel_12
163 initial inport simont 7705d 14h /8051/tags/rel_12
162 initial inport. simont 7705d 14h /8051/tags/rel_12
161 fix file names. simont 7705d 14h /8051/tags/rel_12
160 initial inport. simont 7705d 15h /8051/tags/rel_12
159 initial inport. simont 7705d 15h /8051/tags/rel_12
158 fix bug. simont 7705d 15h /8051/tags/rel_12
157 change data output. simont 7705d 15h /8051/tags/rel_12
156 add FREQ paremeter. simont 7705d 15h /8051/tags/rel_12
155 add aditional tests. simont 7705d 15h /8051/tags/rel_12

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.