OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [trunk/] - Rev 156

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
156 add FREQ paremeter. simont 7695d 01h /8051/trunk
155 add aditional tests. simont 7695d 01h /8051/trunk
154 File name fixed. simont 7695d 20h /8051/trunk
153 `ifdef added. simont 7696d 19h /8051/trunk
152 sub_result output added. simont 7696d 19h /8051/trunk
151 remove pc_r register. simont 7696d 19h /8051/trunk
150 fix some bugs. simont 7696d 19h /8051/trunk
149 pipelined acces to axternal instruction interface added. simont 7696d 20h /8051/trunk
148 include "8051_defines" added. simont 7696d 20h /8051/trunk
146 fix bug in movc intruction. simont 7718d 20h /8051/trunk
145 fix bug in case of sequence of inc dptr instrucitons. simont 7724d 00h /8051/trunk
144 chsnge comp.des to des1 simont 7724d 00h /8051/trunk
143 add wire sub_result, conect it to des_acc and des1. simont 7724d 00h /8051/trunk
142 optimize state machine. simont 7725d 02h /8051/trunk
141 remove define OC8051_AS2_PCL, chane signal src_sel2 to 2 bit wide. simont 7725d 03h /8051/trunk
140 cahnge assigment to pc_wait (remove istb_o) simont 7725d 03h /8051/trunk
139 add aditional alu destination to solve critical path. simont 7725d 21h /8051/trunk
138 Change buffering to save one clock per instruction. simont 7725d 21h /8051/trunk
137 change to fit xrom. simont 7726d 02h /8051/trunk
136 registering outputs. simont 7726d 02h /8051/trunk

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.