OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [branches/] [DEV_SYBREON/] - Rev 195

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
191 New directory structure. root 5599d 13h /aemb/branches/DEV_SYBREON
115 This commit was manufactured by cvs2svn to create branch 'DEV_SYBREON'. 5931d 15h /branches/DEV_SYBREON
114 changed MSR bits sybreon 5931d 15h /trunk
113 initial checkin sybreon 5931d 16h /trunk
112 *** empty log message *** sybreon 5931d 16h /trunk
111 added static assert hack sybreon 5931d 16h /trunk
110 added cache controls sybreon 5931d 19h /trunk
109 added interrupt controls (may need to be factorised out) sybreon 5931d 20h /trunk
108 changed semaphore case sybreon 5931d 20h /trunk
107 Added new C++ files sybreon 5933d 12h /trunk
106 Made code work with newlib's malloc(); sybreon 6002d 12h /trunk
105 Patch interrupt bug. sybreon 6013d 06h /trunk
104 Uses multiplier + barrel shifter as default. sybreon 6014d 15h /trunk
103 Patched problem where memory access followed by dual cycle instructions were not stalling correctly (submitted by M. Ettus) sybreon 6014d 15h /trunk
102 Fix MTS during interrupt vectoring bug (reported by M. Ettus). sybreon 6014d 15h /trunk
101 Made multiplier pause with pipeline sybreon 6024d 12h /trunk
100 multiplier issues sybreon 6024d 12h /trunk
99 Minor cleanup sybreon 6036d 07h /trunk
98 Minor typo sybreon 6036d 10h /trunk
97 Added malloc() test sybreon 6036d 10h /trunk

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.