OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [tags/] [rel_9/] [bench/] [verilog/] - Rev 163

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
161 New directory structure. root 5633d 10h /can/tags/rel_9/bench/verilog
98 This commit was manufactured by cvs2svn to create tag 'rel_9'. 7715d 08h /can/tags/rel_9/bench/verilog
83 cs_can_i is used only when WISHBONE interface is not used. mohor 7725d 15h /can/tags/rel_9/bench/verilog
68 CAN inturrupt is active low. mohor 7808d 18h /can/tags/rel_9/bench/verilog
63 ALE changes on negedge of clk. mohor 7820d 10h /can/tags/rel_9/bench/verilog
61 Bidirectional port_0_i changed to port_0_io.
input cs_can changed to cs_can_i.
mohor 7823d 00h /can/tags/rel_9/bench/verilog
60 rd_i and wr_i are active high signals. If 8051 is connected, these two signals
need to be negated one level higher.
mohor 7823d 01h /can/tags/rel_9/bench/verilog
59 8051 interface added (besides WISHBONE interface). Selection is made in
can_defines.v file.
mohor 7823d 01h /can/tags/rel_9/bench/verilog
52 tx_o is now tristated signal. tx_oen and tx_o combined together. mohor 7829d 14h /can/tags/rel_9/bench/verilog
50 Top level signal names changed. mohor 7829d 15h /can/tags/rel_9/bench/verilog
48 Actel APA ram supported. mohor 7833d 07h /can/tags/rel_9/bench/verilog
39 CAN core finished. Host interface added. Registers finished.
Synchronization to the wishbone finished.
mohor 7843d 15h /can/tags/rel_9/bench/verilog
38 Temporary backup version (still fully operable). mohor 7845d 05h /can/tags/rel_9/bench/verilog
37 Define CAN_CLOCK_DIVIDER_MODE not used any more. Deleted. mohor 7845d 06h /can/tags/rel_9/bench/verilog
35 Several registers added. Not finished, yet. mohor 7848d 10h /can/tags/rel_9/bench/verilog
34 Errors monitoring improved. arbitration_lost improved. mohor 7850d 15h /can/tags/rel_9/bench/verilog
31 Wishbone interface added. mohor 7852d 05h /can/tags/rel_9/bench/verilog
29 Overload fixed. Hard synchronization also enabled at the last bit of
interframe.
mohor 7853d 11h /can/tags/rel_9/bench/verilog
28 Bosch license warning added. Error counters finished. Overload frames
still need to be fixed.
mohor 7854d 03h /can/tags/rel_9/bench/verilog
26 Backup. mohor 7858d 12h /can/tags/rel_9/bench/verilog

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.