OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [trunk/] - Rev 134

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
134 Active high/low problem when Altera devices are used. Bug fixed by
Rojhalat Ibrahim.		 mohor 7528d 20h /can/trunk
130 mbist signals updated according to newest convention markom 7535d 06h /can/trunk
129 Error counters changed. mohor 7551d 15h /can/trunk
127 Fixing the core to be Bosch VHDL Reference compatible. mohor 7551d 15h /can/trunk
126 Error counters fixed to be compatible with Bosch VHDL reference model.
Small synchronization changes.		 mohor 7552d 11h /can/trunk
125 Synchronization changed, error counters fixed. mohor 7556d 17h /can/trunk
124 ALTERA_RAM supported. mohor 7577d 00h /can/trunk
121 When detecting bus-free, signal bus_free_cnt_en was cleared to zero
although the last sampled bit was zero instead of one.		 mohor 7584d 05h /can/trunk
119 Artisan RAMs added. mohor 7593d 02h /can/trunk
118 Artisan RAM fixed (when not using BIST). mohor 7593d 02h /can/trunk
117 Tristate signal tx_o is separated to tx_o and tx_oen_o. Both signals need
to be joined together on higher level.		 mohor 7593d 02h /can/trunk
115 Artisan ram instances added. simons 7598d 20h /can/trunk
112 Tx and rx length are limited to 8 bytes regardless to the DLC value. tadejm 7625d 21h /can/trunk
111 Fixed according to the linter.
Case statement for data_out joined.		 mohor 7627d 21h /can/trunk
110 Fixed according to the linter. mohor 7627d 21h /can/trunk
109 Fixed according to the linter. mohor 7627d 22h /can/trunk
108 Fixed according to the linter. mohor 7627d 23h /can/trunk
107 Fixed according to the linter. mohor 7627d 23h /can/trunk
106 Unused signal removed. mohor 7633d 21h /can/trunk
104 Synchronization fixed. In some strange cases it didn't work according to
the VHDL reference model.		 tadejm 7634d 10h /can/trunk

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.