OpenCores
URL https://opencores.org/ocsvn/common/common/trunk

Subversion Repositories common

[/] [common/] [tags/] [rel_12/] - Rev 47

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
47 linus 5591d 10h /common/tags/rel_12
42 This commit was manufactured by cvs2svn to create tag 'rel_12'. 7975d 11h /tags/rel_12
41 Changed synthesizeable FPGA memory implementation.
Fixed some issues with Xilinx BlockRAM
rherveille 7975d 11h /trunk
40 Updated PDF. lampret 8019d 14h /trunk
39 Added Richard's feedback. lampret 8021d 15h /trunk
38 Undeleted mohor 8042d 04h /trunk
37 no message bbeaver 8278d 10h /trunk
36 minor changes: unified with all common rams samg 8298d 19h /trunk
35 corrected output: output not valid if ce low samg 8299d 00h /trunk
34 added valid checks to behvioral model samg 8299d 00h /trunk
33 added checks and task in behavioral section samg 8300d 01h /trunk
32 no message bbeaver 8301d 07h /trunk
31 no message bbeaver 8305d 08h /trunk
30 no message bbeaver 8306d 06h /trunk
29 got timing checks mostly correct
No functional stuff yet
bbeaver 8306d 07h /trunk
28 no message bbeaver 8307d 07h /trunk
27 no message bbeaver 8308d 07h /trunk
26 no message bbeaver 8309d 06h /trunk
25 no message bbeaver 8310d 08h /trunk
24 no message bbeaver 8312d 09h /trunk

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.