OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [rev_23/] - Rev 158

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
158 root 5571d 11h /dbg_interface/tags/rev_23
149 This commit was manufactured by cvs2svn to create tag 'rev_23'. 7371d 17h /tags/rev_23
147 CPU_WR_CTRL and CPU_RD_CTRL defines changed. igorm 7371d 17h /trunk
146 Changes for the FormalPRO. igorm 7375d 13h /trunk
145 Support for 2 CPUs added. igorm 7375d 18h /trunk
144 Port names and defines for the supported CPUs changed. igorm 7375d 19h /trunk
143 Signals for easier debugging removed. igorm 7375d 20h /trunk
142 Typo fixed. igorm 7375d 21h /trunk
141 data_cnt_lim length changed to reduce number of warnings. igorm 7376d 16h /trunk
140 CRC checking of incoming CRC added to all tasks. igorm 7377d 07h /trunk
139 New release of the debug interface (3rd. release). igorm 7379d 10h /trunk
138 Temp version before changing dbg interface. igorm 7385d 14h /trunk
136 Table describing chain codes added. igorm 7389d 15h /trunk
135 'hz changed to 1'hz because Icarus complains. igorm 7392d 14h /trunk
132 Documentation updated. Many missing things added. igorm 7393d 13h /trunk
131 Documentation updated. Many missing things added. igorm 7393d 14h /trunk
129 New documentation. mohor 7435d 12h /trunk
128 Defines WISHBONE_SUPPORTED and CPU_SUPPORTED added. By default both are
turned on.
mohor 7437d 20h /trunk
126 run_sim.scr renamed to run_sim for VATS. mohor 7440d 20h /trunk
124 Display for VATS added. mohor 7442d 16h /trunk

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.