OpenCores
URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

[/] [eco32/] - Rev 80

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
80 hwtests/xcptest now tests the bad address register too hellwig 3819d 16h /eco32
79 hwtests (kbd): second timer added hellwig 3820d 07h /eco32
78 simulator: tlbBadAddr register is now called mmuBadAddr hellwig 3821d 09h /eco32
77 hardware: ucf file re-formatted hellwig 3822d 13h /eco32
76 AUTHORS update hellwig 3823d 04h /eco32
75 hardware: cpu now equal to port-15 hellwig 3823d 04h /eco32
74 when simulating the system include a console hellwig 3823d 09h /eco32
73 use xess monitor when simulating the system hellwig 3823d 10h /eco32
72 simulator: IRQ 0-3 explanation changed hellwig 3823d 12h /eco32
71 simulator: IRQ 15 explanation added hellwig 3823d 13h /eco32
70 hardware: two timers hellwig 3824d 05h /eco32
69 hardware: timer counts clock cycles, counter is readable hellwig 3824d 08h /eco32
68 hardware: timer now equal to port-15 hellwig 3824d 11h /eco32
67 fpga implementation update hellwig 3824d 14h /eco32
66 bin2exo: no S0 header any longer hellwig 3825d 08h /eco32
65 xess monitor update hellwig 3825d 09h /eco32
64 monitors re-organized hellwig 3825d 12h /eco32
63 monitors re-organized hellwig 3825d 13h /eco32
62 monitors re-organized hellwig 3825d 13h /eco32
61 monitors re-organized hellwig 3825d 13h /eco32

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.