OpenCores
URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

[/] [eco32/] [trunk/] [sim/] - Rev 278

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
276 simulator: show last interrupt number in decimal hellwig 3378d 11h /eco32/trunk/sim
275 simulator got trace buffer hellwig 3378d 12h /eco32/trunk/sim
251 simulator 64-bit clean, corrected thread handling, alpha values in pixels hellwig 3396d 12h /eco32/trunk/sim
250 simulator: automatic installation of serial lines hellwig 3396d 12h /eco32/trunk/sim
246 simulator: renaming term -> serial hellwig 3548d 19h /eco32/trunk/sim
244 simulator: command line options for serial lines changed hellwig 3549d 08h /eco32/trunk/sim
243 simulator: serial lines available for other programs than xterm (e.g. gdb) hellwig 3551d 11h /eco32/trunk/sim
203 ... and even closer to the hardware hellwig 3585d 05h /eco32/trunk/sim
202 simulated MMU got a random index that acts like the one in hardware hellwig 3585d 08h /eco32/trunk/sim
168 simulator got BadAccess register hellwig 3647d 13h /eco32/trunk/sim
166 sim/mmu.c: simplified assocDelay hellwig 3650d 11h /eco32/trunk/sim
159 console display: proper name, run-sim: more memory and two terminals hellwig 3708d 12h /eco32/trunk/sim
91 simulator: -a sets load address for -l in command line hellwig 3768d 15h /eco32/trunk/sim
83 simulator: individual help messages hellwig 3772d 03h /eco32/trunk/sim
82 simulator: change command @ -> #, better help for commands hellwig 3772d 04h /eco32/trunk/sim
78 simulator: tlbBadAddr register is now called mmuBadAddr hellwig 3774d 08h /eco32/trunk/sim
72 simulator: IRQ 0-3 explanation changed hellwig 3776d 11h /eco32/trunk/sim
71 simulator: IRQ 15 explanation added hellwig 3776d 11h /eco32/trunk/sim
25 new timing model, second timer, shutdown device hellwig 3783d 07h /eco32/trunk/sim
24 Makefiles updated hellwig 3786d 09h /eco32/trunk/sim

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.