OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [branches/] [unneback/] [bench/] [verilog/] - Rev 361

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
361 created branch unneback unneback 4684d 11h /ethmac/branches/unneback/bench/verilog
348 Added option to dump VCD files olof 4706d 02h /ethmac/branches/unneback/bench/verilog
346 Updated project location olof 4706d 05h /ethmac/branches/unneback/bench/verilog
345 Temporarily disable failing tests olof 4706d 07h /ethmac/branches/unneback/bench/verilog
344 bit 9 in phy control register is self clearing olof 4712d 09h /ethmac/branches/unneback/bench/verilog
343 Address miss should not be asserted on short frames olof 4716d 05h /ethmac/branches/unneback/bench/verilog
342 Added cast to avoid inequality when comparing different data types olof 4716d 05h /ethmac/branches/unneback/bench/verilog
338 root 5510d 08h /ethmac/branches/unneback/bench/verilog
335 New directory structure. root 5567d 13h /ethmac/branches/unneback/bench/verilog
334 Minor fixes for Icarus simulator. igorm 7015d 15h /ethmac/branches/unneback/bench/verilog
331 Tests for delayed CRC and defer indication added. igorm 7044d 10h /ethmac/branches/unneback/bench/verilog
318 Latest Ethernet IP core testbench. tadejm 7376d 07h /ethmac/branches/unneback/bench/verilog
315 Updated testbench. Some more testcases, some repaired. tadejm 7488d 10h /ethmac/branches/unneback/bench/verilog
302 mbist signals updated according to newest convention markom 7537d 15h /ethmac/branches/unneback/bench/verilog
299 Artisan RAMs added. mohor 7595d 11h /ethmac/branches/unneback/bench/verilog
286 Define file in eth_cop.v is changed to eth_defines.v. Some defines were
moved from tb_eth_defines.v to eth_defines.v.
mohor 7663d 11h /ethmac/branches/unneback/bench/verilog
281 Tests test_mac_full_duplex_receive 4-7 fixed to proper BD. mohor 7796d 07h /ethmac/branches/unneback/bench/verilog
279 Underrun test fixed. Many other tests fixed. mohor 7797d 09h /ethmac/branches/unneback/bench/verilog
274 Backup version. Not fully working. tadejm 7805d 03h /ethmac/branches/unneback/bench/verilog
267 Full duplex control frames tested. mohor 7861d 06h /ethmac/branches/unneback/bench/verilog

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.