OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_13/] - Rev 250

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
250 AddressMiss status is connecting to the Rx BD. AddressMiss is identifying
that a frame was received because of the promiscous mode.		 mohor 7874d 08h /ethmac/tags/rel_13
248 wb_rst_i is used for MIIM reset. mohor 7875d 08h /ethmac/tags/rel_13
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 7878d 11h /ethmac/tags/rel_13
245 Rev 1.7. mohor 7879d 05h /ethmac/tags/rel_13
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 7879d 07h /ethmac/tags/rel_13
243 Late collision is not reported any more. tadejm 7879d 12h /ethmac/tags/rel_13
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).		 tadejm 7880d 03h /ethmac/tags/rel_13
241 StartIdle state changed (not important the size of the packet).
StartData1 activates only while ByteCnt is smaller than the MaxFrame.		 tadejm 7880d 03h /ethmac/tags/rel_13
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 7880d 03h /ethmac/tags/rel_13
239 RxError is not generated when small frame reception is enabled and small
frames are received.		 tadejm 7880d 03h /ethmac/tags/rel_13
238 Defines fixed to use generic RAM by default. mohor 7892d 07h /ethmac/tags/rel_13
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 7894d 13h /ethmac/tags/rel_13
235 rev 4. mohor 7895d 03h /ethmac/tags/rel_13
234 Figure list assed to the revision 3. mohor 7895d 11h /ethmac/tags/rel_13
233 Revision 0.3 released. Some figures added. mohor 7895d 12h /ethmac/tags/rel_13
232 fpga define added. mohor 7900d 07h /ethmac/tags/rel_13
231 Description of Core Modules added (figure). mohor 7902d 08h /ethmac/tags/rel_13
229 case changed to casex. mohor 7906d 05h /ethmac/tags/rel_13
227 Changed BIST scan signals. tadejm 7906d 09h /ethmac/tags/rel_13
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 7906d 10h /ethmac/tags/rel_13

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.