URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_14/] [rtl/] [verilog/] - Rev 127

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
127	WriteRxDataToMemory signal changed so end of frame (when last word is written to fifo) is changed.	mohor	7989d 07h	/ethmac/tags/rel_14/rtl/verilog
126	InvalidSymbol generation changed.	mohor	7989d 08h	/ethmac/tags/rel_14/rtl/verilog
125	RxAbort changed. Packets received with MRxErr (from PHY) are also aborted.	mohor	7989d 08h	/ethmac/tags/rel_14/rtl/verilog
122	ethernet spram added. So far a generic ram and xilinx RAMB4 are used.	mohor	7991d 09h	/ethmac/tags/rel_14/rtl/verilog
120	Unused files removed.	mohor	7991d 10h	/ethmac/tags/rel_14/rtl/verilog
119	Ram , used for BDs changed from generic_spram to eth_spram_256x32.	mohor	7991d 10h	/ethmac/tags/rel_14/rtl/verilog
118	ShiftEnded synchronization changed.	mohor	7995d 01h	/ethmac/tags/rel_14/rtl/verilog
115	RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset.	mohor	7996d 10h	/ethmac/tags/rel_14/rtl/verilog
114	EXTERNAL_DMA removed. External DMA not supported.	mohor	7997d 07h	/ethmac/tags/rel_14/rtl/verilog
113	RxPointer bug fixed.	mohor	8003d 23h	/ethmac/tags/rel_14/rtl/verilog
112	Previous bug wasn't succesfully removed. Now fixed.	mohor	8004d 13h	/ethmac/tags/rel_14/rtl/verilog
111	Master state machine had a bug when switching from master write to master read.	mohor	8005d 02h	/ethmac/tags/rel_14/rtl/verilog
110	m_wb_cyc_o signal released after every single transfer.	mohor	8005d 05h	/ethmac/tags/rel_14/rtl/verilog
109	Comment removed.	mohor	8005d 06h	/ethmac/tags/rel_14/rtl/verilog
106	Outputs registered. Reset changed for eth_wishbone module.	mohor	8072d 16h	/ethmac/tags/rel_14/rtl/verilog
105	Compiler directives added. Tx and Rx fifo size incremented. A "late collision" bug fixed.	mohor	8081d 17h	/ethmac/tags/rel_14/rtl/verilog
104	FCS should not be included in NibbleMinFl.	mohor	8083d 11h	/ethmac/tags/rel_14/rtl/verilog
103	Wishbone signals are registered when ETH_REGISTERED_OUTPUTS is selected in eth_defines.v	mohor	8083d 12h	/ethmac/tags/rel_14/rtl/verilog
102	Interrupts are visible in the ETH_INT_SOURCE regardless if they are enabled or not.	mohor	8083d 12h	/ethmac/tags/rel_14/rtl/verilog
101	Short frame and ReceivedLengthOK were not detected correctly.	mohor	8083d 12h	/ethmac/tags/rel_14/rtl/verilog

1 2 Next >

Show All

Browse

Tools

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_14/] [rtl/] [verilog/] - Rev 127

Filtering Options