URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_20/] [bench/] [verilog/] - Rev 279

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
279	Underrun test fixed. Many other tests fixed.	mohor	7802d 21h	/ethmac/tags/rel_20/bench/verilog
274	Backup version. Not fully working.	tadejm	7810d 15h	/ethmac/tags/rel_20/bench/verilog
267	Full duplex control frames tested.	mohor	7866d 18h	/ethmac/tags/rel_20/bench/verilog
266	Flow control test almost finished.	mohor	7871d 17h	/ethmac/tags/rel_20/bench/verilog
263	test_mac_full_duplex_flow_control tests pretty much finished. TEST 0: INSERT CONTROL FRM. WHILE TRANSMITTING NORMAL FRM. AT 4 TX BD ( 10Mbps ) finished. TEST 2: RECEIVE CONTROL FRAMES WITH PASSALL OPTION TURNED OFF AT ONE RX BD ( 10Mbps ) finished.	mohor	7872d 08h	/ethmac/tags/rel_20/bench/verilog
260	test_mac_full_duplex_flow test 0 finished. Sending the control (PAUSE) frame finished.	mohor	7872d 21h	/ethmac/tags/rel_20/bench/verilog
254	Temp version.	mohor	7874d 14h	/ethmac/tags/rel_20/bench/verilog
252	Just some updates.	tadejm	7874d 17h	/ethmac/tags/rel_20/bench/verilog
243	Late collision is not reported any more.	tadejm	7879d 21h	/ethmac/tags/rel_20/bench/verilog
227	Changed BIST scan signals.	tadejm	7906d 18h	/ethmac/tags/rel_20/bench/verilog
223	Some code changed due to bug fixes.	tadejm	7906d 21h	/ethmac/tags/rel_20/bench/verilog
216	Bist signals added.	mohor	7913d 21h	/ethmac/tags/rel_20/bench/verilog
209	Just back-up; not completed testbench and some testcases are not wotking properly yet.	tadejm	7915d 21h	/ethmac/tags/rel_20/bench/verilog
194	Full duplex tests modified and testbench bug repaired.	tadej	7934d 20h	/ethmac/tags/rel_20/bench/verilog
192	Some additional reports added	tadej	7936d 17h	/ethmac/tags/rel_20/bench/verilog
191	Bug repaired in eth_phy device	tadej	7936d 17h	/ethmac/tags/rel_20/bench/verilog
189	Simple testbench that includes eth_cop, eth_host and eth_memory modules. This testbench is used for testing the whole environment. Use tb_ethernet testbench for testing just the ethernet MAC core (many tests).	mohor	7936d 18h	/ethmac/tags/rel_20/bench/verilog
188	PHY changed.	tadej	7937d 14h	/ethmac/tags/rel_20/bench/verilog
182	Full duplex test improved.	tadej	7938d 17h	/ethmac/tags/rel_20/bench/verilog
181	MIIM test look better.	mohor	7938d 19h	/ethmac/tags/rel_20/bench/verilog

1 2 Next >

Show All

Browse

Tools

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_20/] [bench/] [verilog/] - Rev 279

Filtering Options