OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_24/] - Rev 40

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
40 Both rx and tx part are finished. Tested with wb_clk_i between 10 and 200
MHz. Statuses, overrun, control frame transmission and reception still need
to be fixed.		 mohor 8228d 04h /ethmac/tags/rel_24
39 Tx part finished. TxStatus needs to be fixed. Pause request needs to be
added.		 mohor 8232d 08h /ethmac/tags/rel_24
38 Initial version. Equals to eth_wishbonedma.v at this moment. mohor 8241d 10h /ethmac/tags/rel_24
37 Link in the header changed. mohor 8241d 10h /ethmac/tags/rel_24
36 TX_BD_NUM register added instead of the RB_BD_ADDR. mohor 8287d 08h /ethmac/tags/rel_24
35 RX_BD_NUM changed to TX_BD_NUM. Few typos corrected. mohor 8290d 06h /ethmac/tags/rel_24
34 RX_BD_NUM changed to TX_BD_NUM (holds number of TX descriptors
instead of the number of RX descriptors).		 mohor 8290d 06h /ethmac/tags/rel_24
33 ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead. mohor 8290d 10h /ethmac/tags/rel_24
32 ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead. mohor 8290d 10h /ethmac/tags/rel_24
31 RX_BD_NUM register added instead of the RB_BD_ADDR. mohor 8290d 11h /ethmac/tags/rel_24
30 BD section updated. mohor 8292d 08h /ethmac/tags/rel_24
29 Generic memory model is used. Defines are changed for the same reason. mohor 8312d 06h /ethmac/tags/rel_24
28 New release. Name changed to lower case. mohor 8314d 22h /ethmac/tags/rel_24
27 File names changed to lower case. mohor 8314d 22h /ethmac/tags/rel_24
26 First release of product brief. mohor 8314d 22h /ethmac/tags/rel_24
25 First release of product brief. mohor 8314d 22h /ethmac/tags/rel_24
24 Log file added. mohor 8337d 09h /ethmac/tags/rel_24
23 Number of addresses (wb_adr_i) minimized. mohor 8337d 09h /ethmac/tags/rel_24
22 eth_timescale.v changed to timescale.v This is done because of the
simulation of the few cores in a one joined project.		 mohor 8337d 12h /ethmac/tags/rel_24
21 Status signals changed, Adress decoding changed, interrupt controller
added.		 mohor 8338d 09h /ethmac/tags/rel_24

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.