OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] - Rev 124

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
124 Define ETH_MIIMODER_RST corrected to 0x00000400. mohor 8007d 18h /ethmac/trunk
122 ethernet spram added. So far a generic ram and xilinx RAMB4 are used. mohor 8009d 19h /ethmac/trunk
121 gsr added for use when ETH_XILINX_RAMB4 define is set. mohor 8009d 19h /ethmac/trunk
120 Unused files removed. mohor 8009d 20h /ethmac/trunk
119 Ram , used for BDs changed from generic_spram to eth_spram_256x32. mohor 8009d 20h /ethmac/trunk
118 ShiftEnded synchronization changed. mohor 8013d 11h /ethmac/trunk
117 Clock mrx_clk set to 2.5 MHz. mohor 8013d 21h /ethmac/trunk
116 Testing environment also includes traffic cop, memory interface and host
interface.		 mohor 8013d 22h /ethmac/trunk
115 RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset. mohor 8014d 19h /ethmac/trunk
114 EXTERNAL_DMA removed. External DMA not supported. mohor 8015d 17h /ethmac/trunk
113 RxPointer bug fixed. mohor 8022d 09h /ethmac/trunk
112 Previous bug wasn't succesfully removed. Now fixed. mohor 8022d 22h /ethmac/trunk
111 Master state machine had a bug when switching from master write to
master read.		 mohor 8023d 12h /ethmac/trunk
110 m_wb_cyc_o signal released after every single transfer. mohor 8023d 15h /ethmac/trunk
109 Comment removed. mohor 8023d 15h /ethmac/trunk
108 Testbench supports unaligned accesses. mohor 8091d 01h /ethmac/trunk
107 TX_BUF_BASE changed. mohor 8091d 01h /ethmac/trunk
106 Outputs registered. Reset changed for eth_wishbone module. mohor 8091d 01h /ethmac/trunk
105 Compiler directives added. Tx and Rx fifo size incremented. A "late collision"
bug fixed.		 mohor 8100d 03h /ethmac/trunk
104 FCS should not be included in NibbleMinFl. mohor 8101d 21h /ethmac/trunk

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.