OpenCores
URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] [i2c/] [tags/] [asyst_3/] [rtl/] - Rev 75

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
68 New directory structure. root 5565d 05h /i2c/tags/asyst_3/rtl
42 This commit was manufactured by cvs2svn to create tag 'asyst_3'. 7581d 17h /i2c/tags/asyst_3/rtl
40 Fix a blocking vs. non-blocking error in the wb_dat output mux. rherveille 7581d 17h /i2c/tags/asyst_3/rtl
39 Forgot an 'end if' :-/ rherveille 7601d 13h /i2c/tags/asyst_3/rtl
38 Fixed a bug in the Arbitration Lost generation caused by delay on the (external) sda line.
Fixed a potential bug in the byte controller's host-acknowledge generation.		 rherveille 7604d 21h /i2c/tags/asyst_3/rtl
36 Fixed cmd_ack generation item (no bug). rherveille 7756d 13h /i2c/tags/asyst_3/rtl
35 Fixed a bug where the core would trigger an erroneous 'arbitration lost' interrupt after being reset, when the reset pulse width < 3 clk cycles. rherveille 7790d 04h /i2c/tags/asyst_3/rtl
34 Fixed a few 'arbitration lost' bugs. VHDL version only. rherveille 7794d 02h /i2c/tags/asyst_3/rtl
33 Fixed a bug in the Command Register declaration. rherveille 7816d 11h /i2c/tags/asyst_3/rtl
31 Core is now a Multimaster I2C controller. rherveille 7830d 12h /i2c/tags/asyst_3/rtl
30 Small code simplifications rherveille 7830d 12h /i2c/tags/asyst_3/rtl
29 Core is now a Multimaster I2C controller rherveille 7830d 13h /i2c/tags/asyst_3/rtl
28 *** empty log message *** rherveille 7856d 06h /i2c/tags/asyst_3/rtl
27 Cleaned up code rherveille 7856d 06h /i2c/tags/asyst_3/rtl
24 Fixed some reported minor start/stop generation timing issuess. rherveille 7887d 10h /i2c/tags/asyst_3/rtl
22 Fixed a small timing bug in the bit controller.\nAdded verilog simulation environment. rherveille 8024d 20h /i2c/tags/asyst_3/rtl
16 Changed PRER reset value from 0x0000 to 0xffff, conform specs. rherveille 8241d 17h /i2c/tags/asyst_3/rtl
15 Split i2c_master_core.vhd into separate files for each entity; same layout as verilog version.
Code updated, is now up-to-date to doc. rev.0.4.
Added headers.		 rherveille 8246d 16h /i2c/tags/asyst_3/rtl
14 Fixed wb_ack_o generation bug.
Fixed bug in the byte_controller statemachine.
Added headers.		 rherveille 8246d 16h /i2c/tags/asyst_3/rtl
13 Fixed some synthesis warnings. rherveille 8257d 20h /i2c/tags/asyst_3/rtl

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.