OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] [trunk/] [vhdl/] - Rev 224

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
224 MCU entity gutted and transformed into a SoC entity
Different UART, new generics...		 ja_rd 4458d 16h /ion/trunk/vhdl
223 MCU entity renamed to SoC, moved to separate SoC directory ja_rd 4458d 16h /ion/trunk/vhdl
218 UART bug fix: rx_rdy flag must be clear only when reading the rx buffer ja_rd 4462d 15h /ion/trunk/vhdl
217 Removed another SoC file prematurely committed ja_rd 4469d 06h /ion/trunk/vhdl
216 First draft of SoC removed.
I'll rename it from mips_mcu in order to keep the svn log.		 ja_rd 4469d 06h /ion/trunk/vhdl
215 First draft of MIPS SoC
Still unused by any of the code samples.
Eventually will replace the mips_mcu entity		 ja_rd 4469d 06h /ion/trunk/vhdl
214 Updated pre-generated 'Hello' demo, recompiled and retested with the latest changes. ja_rd 4469d 15h /ion/trunk/vhdl
212 BUG FIX: sequences of back-to-back I/O reads or writes didn't work.
The stall conditions were wrong for those cases.
Minor cleanup of the comments		 ja_rd 4469d 15h /ion/trunk/vhdl
211 Included a simulated block of I/O regs in the test bench for easing some cache tests. ja_rd 4469d 15h /ion/trunk/vhdl
207 Simulation memories now modelled with shared variables and not signals.
This improves simulation speed of large programs (e.g. Adventure) by orders of magnitude		 ja_rd 4748d 11h /ion/trunk/vhdl
206 Fixed SygnalSpy function calls for compatibility with older versions of Modelsim ja_rd 4748d 11h /ion/trunk/vhdl
205 Fixed bug in test bench interface to CPU ja_rd 4769d 09h /ion/trunk/vhdl
201 Minor fixes to code comments ja_rd 4783d 09h /ion/trunk/vhdl
200 CPU interrupt input changed to 8-bit vector
Other modules changed accordingly
Interrupts still missing; this is just preparing the interface		 ja_rd 4783d 09h /ion/trunk/vhdl
194 Removed deprecated files from old TB version ja_rd 4785d 01h /ion/trunk/vhdl
193 Major test bench reorganization:
1.- TB now uses same object code as synthesizable demo.
2.- TB now simulates full MPU system.
3.- Console logging moved to TB package.
4.- Code sample makefiles and modelsim script updated accordingly.		 ja_rd 4785d 01h /ion/trunk/vhdl
191 Separated object code stuff from mcu entity
Object code related stuff now lives in separate file
Makefiles for code samples updated accordingly
Old mcu template deprecated but still in place		 ja_rd 4789d 11h /ion/trunk/vhdl
188 updated hello demo mpu file ja_rd 4798d 03h /ion/trunk/vhdl
171 CPU bug fix: MFC0 instructions aborted by privilege trap should not modify any register ja_rd 4828d 19h /ion/trunk/vhdl
162 Fixed stupid mistake in headers (date of project) ja_rd 4835d 08h /ion/trunk/vhdl

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.