OpenCores
URL https://opencores.org/ocsvn/light8080/light8080/trunk

Subversion Repositories light8080

[/] [light8080/] - Rev 69

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
69 New simulation scripts for Modelsim in new separate directory.
Includes old test benches for CPU VHDL core and new test benches for SoC VHDL core		 ja_rd 4470d 01h /light8080
68 Corrected ihex2vlog tool to enable explicit RAM declaration for Spartan 2. motilito 4480d 21h /light8080
67 Corrected bugs in the Small-C compiler. motilito 4481d 23h /light8080
66 Adding interrupt example code to the Verilog implementation. An interrupt controller was added to the sample SOC module and a sample code was added to the "hello.c" example code. motilito 4496d 21h /light8080
65 Adding Verilog initial version to the svn.
Added the c80 Small-C compiler and AS80 assembler.		 motilito 4508d 04h /light8080
64 BUG FIX: Flags CY and AC were not clear by logic instructions
Added new flag to microcode: clr_acy
Used new flag to clear AC and CY flags unconditonally
Modified microcode for XR*, OR* and AN* to use new flag
Modified microcode assembler to support new flag
Addex explaination of new flag to documentation
Old fix that worked only for XR* instructions removed
Test bench tb0 modified to test CY clearance minimally (AC untested!)
Pre-generated vhel test bench tb0 altered accordingly		 ja_rd 4517d 05h /light8080
63 Modified syntax of ARGV parameter for compatibility to later versions of Perl ja_rd 4517d 05h /light8080
62 Changed all hard tabs to spaces as preamble to a minor refactor ja_rd 4517d 14h /light8080
61 Basic demo updated: main entity name changed to keep synthesis too happy ja_rd 4885d 15h /light8080
60 Fixed nasty typo in pin constraints file (clock input) ja_rd 4889d 21h /light8080
59 tabs to spaces ja_rd 4914d 04h /light8080
58 tabs to spaces ja_rd 4914d 04h /light8080
57 removed unfinished CPM demo files ja_rd 5098d 18h /light8080
56 file list updated ja_rd 5098d 18h /light8080
55 Altair 4K Basic demo on DE-1 board ja_rd 5098d 18h /light8080
54 BUG FIX: XOR operations wre not clearing CY and ACY ja_rd 5098d 18h /light8080
53 added interrupt for single-stepping
cleaned up comments a bit		 ja_rd 5454d 18h /light8080
52 test bench compilation script sanitized a little ja_rd 5454d 18h /light8080
51 interrupt test bench adapted to the fix in IE instruction ja_rd 5454d 18h /light8080
50 interrupt test bench adapted to the fix in IE instruction ja_rd 5454d 18h /light8080

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.