URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] - Rev 231

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
231	Updated sample projects and added elapsed time capture (chronometer) module	jshamlet	1540d 23h	/open8_urisc
230	Added two sample projects that show how to connect and program an Open8 system	jshamlet	1544d 10h	/open8_urisc
229	Created a new version of the system timer with 24-bit, 1-uS resolution. The new timer has a much different register interface, so it is now o8_sys_timer_ii.	jshamlet	1544d 20h	/open8_urisc
228	Added an initialization constant for the OPEN8_BUS_TYPE record.	jshamlet	1545d 10h	/open8_urisc
227	Added a demonstration Open8_cfg.vhd file, which is used to configure the system constants. It also provides a function that makes it easy to merge read buses.	jshamlet	1545d 17h	/open8_urisc
226	Forgot the updated package file...	jshamlet	1545d 21h	/open8_urisc
225	Added Halt_Ack to go with Halt_Req.	jshamlet	1545d 21h	/open8_urisc
224	Finished new Open8 bus record, which now includes the clock, reset and a microsecond tick. The CPU now accepts a clock and pll_locked signal, which it uses to generate the system reset in the bus record. It also contains a simple microsecond counter to feed the usec_tick in the record. This logic was removed from the real time clock and system timer entities, which now use the global version. Bus connections should be dramatically simplified, as only the read logic and interrupts are still run as separate signals.	jshamlet	1545d 23h	/open8_urisc
223	Added an OPEN8_BUS_TYPE record to simplify connection to Open8 modules. The CPU now passes and Open8_Bus out, which supplies the bus address, write enable, write data, and read enable. Read data and interrupts are still handled as separate signals, since they are muxed/connected at the next level up.	jshamlet	1546d 16h	/open8_urisc
222	Created a modified version of the epoch timer with a 32-bit, 1-uS resolution timer/comparator.	jshamlet	1546d 21h	/open8_urisc
221	o8_vdsm8.vhd now has a default value assigned at compile time, o8_register.vhd was cleaned up some more.	jshamlet	1547d 16h	/open8_urisc
220	More revision sections added	jshamlet	1547d 16h	/open8_urisc
219	Added revision block and corrected creation date.	jshamlet	1547d 16h	/open8_urisc
218	Revision sections added, vdsm8.vhd added.	jshamlet	1547d 16h	/open8_urisc
217	Broke out the vdsm8 as a separate entity, since it is used in several places, Even MORE code cleanup.	jshamlet	1547d 16h	/open8_urisc
216	Fixed missing parenthesis	jshamlet	1547d 19h	/open8_urisc
215	More code cleanup	jshamlet	1547d 19h	/open8_urisc
214	Initial add of some older code	jshamlet	1551d 17h	/open8_urisc
213	Code and comment cleanup	jshamlet	1551d 17h	/open8_urisc
212	Fixed issue with rewritten epoch timer not clearing alarm on set point write.	jshamlet	1551d 23h	/open8_urisc

1 2 Next >

Show All

Browse

Tools

Subversion Repositories open8_urisc

[/] [open8_urisc/] - Rev 231

Filtering Options