OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk] - Rev 312

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
312 Added o8_timer24.vhd as a more flexible alternative to o8_sys_timer_ii.vhd.
Also cleaned up some comments in the HTML documentation		 jshamlet 415d 16h /open8_urisc/trunk
311 Updated documentation to reflect generic switch controlling ROR/ROL behavior and the carry bit jshamlet 459d 13h /open8_urisc/trunk
310 Added optional DACadv signal to advance the PWM engine using an external signal. This is used to synchronize the DAC with other DACs or for streaming multiple streams across a high-speed serial link. jshamlet 486d 18h /open8_urisc/trunk
309 Comment cleanup jshamlet 497d 02h /open8_urisc/trunk
308 jshamlet 508d 08h /open8_urisc/trunk
307 Fixed comments on o8_version.vhd jshamlet 715d 18h /open8_urisc/trunk
306 Moved REINIT_TASK_TABLE_PTR call to INITIALIZE_TASK_STACK jshamlet 719d 20h /open8_urisc/trunk
305 More code cleanup - rearranged macros and moved stack init to separate macro jshamlet 719d 20h /open8_urisc/trunk
304 Modified TASK_SETUP to use the same macros as the rest of the task switcher and cleaned up the code some more. jshamlet 719d 20h /open8_urisc/trunk
303 Fixed working, but "incorrect" code (constants were right, but were named incorrectly jshamlet 720d 08h /open8_urisc/trunk
302 Corrected issue where register state wasn't being preserved for user function stubs,
Modified FREEMEM calc to use the region size constant.		 jshamlet 720d 08h /open8_urisc/trunk
301 Adding actual task manager files jshamlet 722d 05h /open8_urisc/trunk
300 Adding core task manager assembly jshamlet 722d 05h /open8_urisc/trunk
299 Modified the status_led.vhd to slow down the DIM50PCT signal to 1/32 instead of 1/2 for use with shift-register based discrete LEDs and added the ability to chain the toggle signal to save on resources as well as synchronize the "toggling" jshamlet 724d 06h /open8_urisc/trunk
298 Fixed a long-standing bug in the SBC instruction where the 1 wasn't being added to complete the 2's complement of Rn. This was causing off-by-one errors in subtraction and negating carry only subtractions. jshamlet 725d 08h /open8_urisc/trunk
297 Fixed register map comments jshamlet 1015d 16h /open8_urisc/trunk
296 Removed parallel interface from o8_vector_rx.vhd, modified vector_tx.vhd to use a generic for it's seed value, slight formatting change on o8_elapsed_usec.vhd. jshamlet 1024d 08h /open8_urisc/trunk
295 Undoing previous revision. UART was fine, bug reporter was not. jshamlet 1027d 11h /open8_urisc/trunk
294 Fixed an ancient bug in the parity logic that had the parity inverted. jshamlet 1027d 16h /open8_urisc/trunk
293 Fixed formatting issue in o8_sync_serial where tabs were inserted instead of spaces and fixed column spacing as a result (purely cosmetic) jshamlet 1046d 16h /open8_urisc/trunk

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.