URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [xilinx_diligent_s3board/] [rtl/] - Rev 182

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
181	Update with latest oMSP Core version.	olivier.girard	4150d 02h	/openmsp430/trunk/fpga/xilinx_diligent_s3board/rtl
176	Update FPGA projects with latest openMSP430 core RTL	olivier.girard	4176d 02h	/openmsp430/trunk/fpga/xilinx_diligent_s3board/rtl
155	Update FPGA projects with the latest openMSP430 verilog code.	olivier.girard	4283d 02h	/openmsp430/trunk/fpga/xilinx_diligent_s3board/rtl
151	Add possibility to configure custom Program, Data and Peripheral memory sizes.	olivier.girard	4368d 01h	/openmsp430/trunk/fpga/xilinx_diligent_s3board/rtl
149	Update simulation regression result parser. Fixed failing SFR test (due to newer MSPGCC version). Implement request http://opencores.org/bug,view,2171 (burst accesses through the serial debug interface)	olivier.girard	4371d 03h	/openmsp430/trunk/fpga/xilinx_diligent_s3board/rtl
136	Update all FPGA projects with the latest core version.	olivier.girard	4490d 03h	/openmsp430/trunk/fpga/xilinx_diligent_s3board/rtl
132	Update FPGA examples with the POP.B bug fix	olivier.girard	4503d 03h	/openmsp430/trunk/fpga/xilinx_diligent_s3board/rtl
128	Fixed CALL x(SR) bug (see Bugtracker http://opencores.org/bug,view,2111 )	olivier.girard	4587d 03h	/openmsp430/trunk/fpga/xilinx_diligent_s3board/rtl
112	Modified comment.	olivier.girard	4796d 03h	/openmsp430/trunk/fpga/xilinx_diligent_s3board/rtl
111	Re-organized the "openMSP430_defines.v" file. Re-defined the CPU_ID register of the debug interface (in particular to support custom user versioning). Added RTL configuration possibility to expand the peripheral address space from 512B (0x0000 to 0x0200) to up to 32kB (0x0000 to 0x8000). As a consequence the per_addr bus width goes from 8 to 14 bits and the peripherals address decoders have been updated accordingly.	olivier.girard	4797d 03h	/openmsp430/trunk/fpga/xilinx_diligent_s3board/rtl
109	Update Xilinx FPGA example with the latest openMSP430 core RTL version.	olivier.girard	4851d 12h	/openmsp430/trunk/fpga/xilinx_diligent_s3board/rtl
105	Removed dummy memory read access for the MOV/PUSH/CALL/RETI instructions. These were not problematic but this is simply cleaner that way.	olivier.girard	4868d 03h	/openmsp430/trunk/fpga/xilinx_diligent_s3board/rtl
104	Update all FPGA example projects with the latest RTL version.	olivier.girard	4872d 04h	/openmsp430/trunk/fpga/xilinx_diligent_s3board/rtl
91	Fixed bug when an IRQ arrives while CPU is halted through the serial debug interface. This bug is CRITICAL for people using working with interrupts and the Serial Debug Interface.	olivier.girard	4886d 04h	/openmsp430/trunk/fpga/xilinx_diligent_s3board/rtl
86	Update serial debug interface test patterns to make them work with all program memory configurations.	olivier.girard	4909d 01h	/openmsp430/trunk/fpga/xilinx_diligent_s3board/rtl
85	Diverse RTL cosmetic updates.	olivier.girard	4909d 03h	/openmsp430/trunk/fpga/xilinx_diligent_s3board/rtl
84	Update SRAM model in the core testbench to prevent the IEEE warning when running simulations. Update watchdog to fix NMI synchronisation problem. Add synchronizers for the PUC signal in the debug interface.	olivier.girard	4914d 04h	/openmsp430/trunk/fpga/xilinx_diligent_s3board/rtl
79	Update the GPIO peripheral to fix a potential synchronization issue.	olivier.girard	4975d 04h	/openmsp430/trunk/fpga/xilinx_diligent_s3board/rtl
74	Update serial debug interface to support memories with a size which is not a power of 2. Update the software tools accordingly.	olivier.girard	5062d 04h	/openmsp430/trunk/fpga/xilinx_diligent_s3board/rtl
72	Expand configurability options of the program and data memory sizes.	olivier.girard	5089d 05h	/openmsp430/trunk/fpga/xilinx_diligent_s3board/rtl

1 2 Next >

Show All

Browse

Tools

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [xilinx_diligent_s3board/] [rtl/] - Rev 182

Filtering Options