OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] - Rev 484

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
484 Changes to make r12 call-saved and to bring wchar tests in line. jeremybennett 4895d 10h /openrisc
483 Updated with new opcodes to generate random numbers and to identify us as Or1ksim. jeremybennett 4897d 12h /openrisc
482 Don't hardcode tool versions in help text olof 4899d 00h /openrisc
481 OR1200 Update. RTL and spec. julius 4910d 18h /openrisc
480 ORPSoC updates - ml501 project cleanups, DDR2 cache bug fixes. julius 4911d 16h /openrisc
479 ORPSoC update to ml501 board port. Memory controller caching fixed up, does multiple lines of cache and Wishbone bursting. julius 4912d 15h /openrisc
478 ORPSoC update - ml501 or1200 cache configuration set to maximum, some cleanups. julius 4914d 07h /openrisc
477 ORPSoC update - Added ability to enable OR1200 caches up to 32KB, which requires line size of 32bytes and 8-beat Wishbone bursts.
Changed cache sizes of both instruction and data cache of reference design to 4kB each.		 julius 4914d 15h /openrisc
476 ORPSoC updates. Added 16kB cache options to OR1200, now as default on reference design. Cleaned up simulation Makefile more. julius 4915d 08h /openrisc
475 ORPSoC main simulation makefile tidy up, addition of BSS test to cbasic test, addition or o1ksim config files for each board build, modification of BSS symbols in linker script and crt0. julius 4915d 11h /openrisc
474 uC/OS-II port linker flags updated. julius 4915d 17h /openrisc
473 Fix typos in tool chain build script. Add build script for BusyBox/uClibc/Linux. Delete obsolete scripts, improve board description for test, add -pthread flag to GCC for Linux. jeremybennett 4916d 11h /openrisc
472 Various changes which improve the quality of the tracing. jeremybennett 4916d 13h /openrisc
471 Adding ucos-ii port. julius 4918d 16h /openrisc
470 ORPSoC OR1200 crt0 updates. julius 4919d 11h /openrisc
469 newlib update - added zeroing of r0 to crt0.S julius 4920d 12h /openrisc
468 ORPSoC update:
Added USER_ELF and USER_VMEM options to reference design simulation scripts.
Changed use of absolute BOARD_PATH variable to simply BOARD relative to board path
ML501's board.h bootrom default now boot from SPI		 julius 4920d 12h /openrisc
467 ORPmon - bug fixes and clean up. julius 4921d 10h /openrisc
466 ORPSoC updates:
Add new test to determine processor's capabilities.
Fix up typo in example in spiflash app README		 julius 4921d 15h /openrisc
465 ORPSoC SPI flash load Makefile and README updates. julius 4922d 06h /openrisc

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.