OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] - Rev 534

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
534 Some ABI updates (64-bit values in 32-bit registers, FP optional) yannv 4806d 19h /openrisc
533 First draft of 2011 review of OR1K architecture specification. yannv 4806d 23h /openrisc
532 Ensure the halted flag is cleared when the processor is unstalled. jeremybennett 4807d 13h /openrisc
531 Quick fix to frame analysis bug which returned invalid frame ID at startup. jeremybennett 4807d 21h /openrisc
530 ORPSoC update

Ethernet MAC Wishbone interface fixes

Beginnings of software update.

ML501 backend script fixes for new ISE
julius 4809d 22h /openrisc
529 or_debug_proxy updates julius 4813d 12h /openrisc
528 ORPSoC SPI flash programming link script bug fix julius 4814d 22h /openrisc
527 newlib-1.18.0 port update, name of support library header now or1k-support.h julius 4815d 12h /openrisc
526 uC/OS-II port fix for user interrupt handler julius 4815d 19h /openrisc
525 uC/OS-II port fix: account for redzone during task stack initialisation julius 4815d 20h /openrisc
524 Various tidy ups to GDB and updates to the simulation boards for the latest GCC. jeremybennett 4820d 15h /openrisc
523 Changes to -mnewlib is no longer needed with the or32-elf tool chain. jeremybennett 4821d 18h /openrisc
522 Miscellaneous tidy ups. jeremybennett 4822d 22h /openrisc
521 Tagging the 1.0rc1 release of binutils 2.20.1 for the OpenRISC 1000 julius 4824d 18h /openrisc
520 Tagging the 1.0rc2 candidate release of Newlib 1.18.0 for the OpenRISC 1000 julius 4825d 15h /openrisc
519 Tagging the 1.0rc4 candidate release of GCC 4.5.1 julius 4825d 15h /openrisc
518 Missing parts of checkin from revision 515. Version now 1.0rc4. julius 4825d 15h /openrisc
517 newlib updates with or1k support functions, libgloss cleanup julius 4826d 09h /openrisc
516 Tagging the 1.0rc3 release of GCC 4.5.1 for the OpenRISC 1000 jeremybennett 4826d 16h /openrisc
515 Minor synch with recent changes by Joern. jeremybennett 4826d 16h /openrisc

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.