OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] - Rev 61

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
61 The build directory should not be part of the SVN configuration. jeremybennett 5302d 21h /openrisc
60 Mark Jarvin's patches to support Mac OS X (Snow Leopard). jeremybennett 5309d 14h /openrisc
59 Toolchain install script gcc patch change and gdb configure change julius 5330d 15h /openrisc
58 ORPSoC2 update - added fpu and implemented in processor, also some sw tests for it, makefile for event sims cleaned up julius 5333d 13h /openrisc
57 ORPSoC execution logs created by event sim and cycle accurate should now be equivalent. Changed some of the rule names in orpsoc main makefile to make all rules use hyphens instead of underscores between words julius 5338d 17h /openrisc
56 adding generic pll model to orpsoc julius 5346d 19h /openrisc
55 Added modelsim support to makefile. Moved buffer libraries to sensible place. Removed a lot of junk julius 5349d 10h /openrisc
54 wb_conbus wishbone arbiter now in orpsocv2 instead of synthesized netlist julius 5359d 17h /openrisc
53 Fixed incorrect commandline option for ORPSoC and main makefile setting julius 5377d 17h /openrisc
52 ORPSoC update - ability to dump part or all of SRAM contents at the end of simulation julius 5378d 14h /openrisc
51 ORPSoCv2 updates: cycle accurate profiling, ELF loading julius 5392d 16h /openrisc
50 Adding or32_funcs.S julius 5392d 20h /openrisc
49 Lots of ORPSoC Updates. Cycle accurate model update. Enabled block read from CPU via debug interface. SMII interface same as devboard but may be broken in sim now. Makefile update julius 5411d 10h /openrisc
48 Adds an initialization to keep GCC happy in jp1_ll_read_jp1. jeremybennett 5411d 13h /openrisc
47 debug proxy speed increase, block transfers possible with cpu aslong as dbg_interface has appropriate change, usb chip reinit function, changed some of the retry code in the usb transfer functions julius 5420d 20h /openrisc
46 debug interfaces now support byte and non-aligned accesses from gdb julius 5426d 21h /openrisc
45 Orpsoc eth test fix and script error message update julius 5433d 20h /openrisc
44 New SystemC model monitoring functions, ethernet PHY model and test sw, smii decoder for ethernet PHY, various makefile upgrades julius 5462d 20h /openrisc
43 Couple of fixes to ORPSoC, new linux patch version in toolchain script julius 5486d 17h /openrisc
42 Fixed ORPSoCv2 VCD dumping and UART output in cycleaccurate model julius 5502d 14h /openrisc

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.