URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] - Rev 123

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
123	Implementation of l.mfspr and l.mtspr corrected to use bitwise OR rather than addition. Associated tests added.	jeremybennett	5146d 20h	/openrisc
122	Added l.ror and l.rori with associated tests.	jeremybennett	5147d 16h	/openrisc
121	Adds exception handling to l.jalr and l.jr. Adds appropriate tests.	jeremybennett	5147d 16h	/openrisc
120	Documents exception generation by l.jalr and l.jr	jeremybennett	5147d 16h	/openrisc
119	Updated to clarify exceptions for division and details of multiplication.	jeremybennett	5148d 04h	/openrisc
118	New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library.	jeremybennett	5148d 13h	/openrisc
117	Updates on l.ff1, l.fl1 and l.maci.	jeremybennett	5150d 16h	/openrisc
116	Updated to fix l.maci and add tests for l.mac, l.maci, l.macrc and l.msb. Fixed bugs in the old Or1ksim mul test at the same time.	jeremybennett	5150d 16h	/openrisc
115	Added support for l.fl1 and tests for l.ff1 and l.fl1	jeremybennett	5151d 16h	/openrisc
114	l.addic added. Tests of l.add, l.addc, l.addi and l.addic completed. All set overflow correctly, triggering a range exception if the OVE bit is set in the SR.	jeremybennett	5151d 17h	/openrisc
113	Updates to exception handling for l.add and l.div	jeremybennett	5152d 16h	/openrisc
112	Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register.	jeremybennett	5152d 16h	/openrisc
111	Changed conditionals for Verilator to "verilator" instead of "VERILATOR".	jeremybennett	5152d 21h	/openrisc
110	or1ksim make check should work without a libc in the or32-elf tools	julius	5153d 17h	/openrisc
109	or_debug_proxy does signals with signals, just ignores signals	julius	5154d 02h	/openrisc
108	Updated to clarify overflow and exceptions for l.add, l.addc, l.addi, l.addic, l.div and l.divu.	jeremybennett	5155d 16h	/openrisc
107	New instruction set testing infrastructure. Fix for l.div/li.divu (Bug 1770) and tests for that bug.	jeremybennett	5155d 17h	/openrisc
106	Removing old tests, pending addition of new ones.	jeremybennett	5155d 17h	/openrisc
105	Tagging the 0.4.0rc1 candidate release of Or1ksim	jeremybennett	5159d 00h	/openrisc
104	Candidate release 0.4.0rc4	jeremybennett	5159d 00h	/openrisc

1 2 Next >

Show All

Browse

Tools

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] - Rev 123

Filtering Options