OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] - Rev 502

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
502 ORPSoC update - or1200, ethmac Xilinx fifos
or1200 in ORPSoC has carry bit, overflow bit, and range exception added and tested. New software tests in ORPSoC library. Ml501 build had ethmac fifos added, and or1200_defines updated to use these new or1200 features by default		 julius 4864d 13h /openrisc/trunk
501 ORPSoC or1200 mult/mac/divide unit serial arith bug fixed.
ORPSoC or1200 defines now use serial divide by default		 julius 4865d 13h /openrisc/trunk
500 ORPSoC's System C UART model can now accept input from stdin during simulation to drive consoles etc

ML501 simulation makefile update to allow custom ELFs to be specified		 julius 4865d 16h /openrisc/trunk
499 ORPSoC OR1200 updates - added l.ext instructions with tests, ammended some MAC bugs, decode stage cleanup julius 4866d 09h /openrisc/trunk
498 or_debug_proxy updates to documentation and Makefile related to latest ftd2xx driver, julius 4867d 22h /openrisc/trunk
497 or_debug_proxy updates julius 4868d 18h /openrisc/trunk
496 ORPSoC ml501 updates - increased frequency, updated documentation julius 4868d 19h /openrisc/trunk
495 ORPSoC adding more accessor functions to Micron SDRAM model. julius 4868d 20h /openrisc/trunk
494 Change to ensure handles ctrl-C correctly with empty line. jeremybennett 4879d 13h /openrisc/trunk
493 ORPSoC VPI JTAG interface, hopefully fix 64-bit machine compile issues. julius 4881d 21h /openrisc/trunk
492 ORPSoC VPI interface for modelsim and documentation update julius 4882d 20h /openrisc/trunk
491 ORPSoC or1200_monitor update. julius 4883d 06h /openrisc/trunk
490 Updates to fix spurious test failures and register scheduling. jeremybennett 4887d 12h /openrisc/trunk
489 ORPSoC sw cleanup. Remove warnings. julius 4892d 19h /openrisc/trunk
488 ORPSoC OR1200 driver - tick timer exception handler reverted to generic - cpu tick function hook used as default in handler table. OR1200 timer demo sw for board added. julius 4892d 19h /openrisc/trunk
487 ORPSoC main software makefile update julius 4895d 17h /openrisc/trunk
486 ORPSoC updates, mainly software, i2c driver julius 4895d 17h /openrisc/trunk
485 ORPSoC updates - or1200 monitor now has separate defines file, ethmac updates to fifos and wishbone IF, board.h changes for UART (may propegate to other drivers with multiple cores, we'll see), crt0.S for or1200 now zeros all registers on reset, adding own ethernet tests for ML501 julius 4899d 22h /openrisc/trunk
484 Changes to make r12 call-saved and to bring wchar tests in line. jeremybennett 4900d 20h /openrisc/trunk
483 Updated with new opcodes to generate random numbers and to identify us as Or1ksim. jeremybennett 4902d 22h /openrisc/trunk

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.