OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [boards/] [xilinx/] - Rev 669

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
655 ORPSoC: add CFI flash controller to ml501, sw driver, tests, app, documentation julius 4650d 21h /openrisc/trunk/orpsocv2/boards/xilinx
638 orpsoc: xilinx: use XILINX env variable

instead of rely on custom environment variables,
use the XILINX variable and instruct the user how to
source the scripts that set it.

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4705d 14h /openrisc/trunk/orpsocv2/boards/xilinx
634 orpsoc: atlys: autoregenerate coregen cores

Instead of keeping binary .ngc files of the coregen
generated cores, use coregen to generate them from the .xco
and .cgp file
stekern 4710d 14h /openrisc/trunk/orpsocv2/boards/xilinx
633 orpsoc: add Digilent Atlys spartan6 board README

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4710d 14h /openrisc/trunk/orpsocv2/boards/xilinx
632 orpsoc: add Digilent Atlys spartan6 board sw include file

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4710d 14h /openrisc/trunk/orpsocv2/boards/xilinx
631 orpsoc: add Digilent Atlys spartan6 board testbench

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4710d 14h /openrisc/trunk/orpsocv2/boards/xilinx
630 orpsoc: add Digilent Atlys spartan6 board backend

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4710d 14h /openrisc/trunk/orpsocv2/boards/xilinx
629 orpsoc: add Digilent Atlys spartan6 board or1ksim configuration

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4710d 14h /openrisc/trunk/orpsocv2/boards/xilinx
628 orpsoc: add Digilent Atlys spartan6 board Makefiles

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4710d 14h /openrisc/trunk/orpsocv2/boards/xilinx
627 orpsoc: add Digilent Atlys spartan6 board rtl

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4710d 14h /openrisc/trunk/orpsocv2/boards/xilinx
568 OPRSoC - adding Xilinx Xtreme DSP Spartan-3A 1800A board port and documentation julius 4763d 07h /openrisc/trunk/orpsocv2/boards/xilinx
563 Search for external cores in <board>/modules path olof 4775d 20h /openrisc/trunk/orpsocv2/boards/xilinx
560 ORPSoC update - update make scripts, XILINX_PATH setup changes.

Note - may require a change to XILINX_PATH on user systems.
julius 4783d 19h /openrisc/trunk/orpsocv2/boards/xilinx
542 ORPSoC scripts cleanup. Now centralised.

Documentation updated for ml501's SPI programming, noting issues with ISE12.
julius 4806d 22h /openrisc/trunk/orpsocv2/boards/xilinx
530 ORPSoC update

Ethernet MAC Wishbone interface fixes

Beginnings of software update.

ML501 backend script fixes for new ISE
julius 4830d 08h /openrisc/trunk/orpsocv2/boards/xilinx
503 ORPSoC's or1200 defines fix to indicate we don't actually have I/DMMU invalidate registers. julius 4873d 19h /openrisc/trunk/orpsocv2/boards/xilinx
502 ORPSoC update - or1200, ethmac Xilinx fifos
or1200 in ORPSoC has carry bit, overflow bit, and range exception added and tested. New software tests in ORPSoC library. Ml501 build had ethmac fifos added, and or1200_defines updated to use these new or1200 features by default
julius 4875d 23h /openrisc/trunk/orpsocv2/boards/xilinx
500 ORPSoC's System C UART model can now accept input from stdin during simulation to drive consoles etc

ML501 simulation makefile update to allow custom ELFs to be specified
julius 4877d 02h /openrisc/trunk/orpsocv2/boards/xilinx
499 ORPSoC OR1200 updates - added l.ext instructions with tests, ammended some MAC bugs, decode stage cleanup julius 4877d 19h /openrisc/trunk/orpsocv2/boards/xilinx
496 ORPSoC ml501 updates - increased frequency, updated documentation julius 4880d 06h /openrisc/trunk/orpsocv2/boards/xilinx

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.