OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] - Rev 791

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
788 or1200: Patch from R Diez to remove l.cust5 signal from a sensitivty list when it's not defined.

Signed-off-by: R Diez <rdiezmail-openrisc@yahoo.de>
Acked-by: Julius Baxter <juliusbaxter@gmail.com>
julius 4477d 08h /openrisc/trunk/orpsocv2/rtl
679 Allow setting the boot address as an external
parameter. If no parameter is used, the value
from OR1200_BOOT_ADR will be used

Signed-off-by: Olof Kindgren <olof@opencores.org>
Acked-by: Julius Baxter <juliusbaxter@gmail.com>
olof 4501d 09h /openrisc/trunk/orpsocv2/rtl
672 ORPSoC: Fix Bug 76 - Incorrect unsigned integer less-than compare with COMP3 option enabled

OR1200 RTL fix and software test added.
julius 4580d 04h /openrisc/trunk/orpsocv2/rtl
655 ORPSoC: add CFI flash controller to ml501, sw driver, tests, app, documentation julius 4631d 06h /openrisc/trunk/orpsocv2/rtl
619 ORPSoC OR1200 fix and regression test for bug 51.

signed-off Julius Baxter
reviewed by Stefan Kristiansson
julius 4712d 06h /openrisc/trunk/orpsocv2/rtl
618 Remove unused parameter Tp olof 4712d 13h /openrisc/trunk/orpsocv2/rtl
570 Fix white space in ethmac headers olof 4727d 08h /openrisc/trunk/orpsocv2/rtl
547 ORPSoC dbg_if fix for slow Wishbone slaves julius 4774d 15h /openrisc/trunk/orpsocv2/rtl
546 ORPSoC update: Fix WB B3 bursting termination on error in WB B3 RAM model julius 4775d 08h /openrisc/trunk/orpsocv2/rtl
545 ORPSoC - revert unecessary i2c fix - driver oneliner was all that was needed. julius 4781d 10h /openrisc/trunk/orpsocv2/rtl
543 i2c_master_slave bug fix for slave, potentially holding SDA low when master wants to send stop. julius 4781d 18h /openrisc/trunk/orpsocv2/rtl
537 ORPSoC or1200 fix for l.rfe bug, and when multiply is disabled. julius 4798d 05h /openrisc/trunk/orpsocv2/rtl
536 ORPSoC - removing duplicate ethmac toplevel file. julius 4801d 18h /openrisc/trunk/orpsocv2/rtl
530 ORPSoC update

Ethernet MAC Wishbone interface fixes

Beginnings of software update.

ML501 backend script fixes for new ISE
julius 4810d 17h /openrisc/trunk/orpsocv2/rtl
506 ORPSoC or1200 interrupt and syscall generation test julius 4836d 11h /openrisc/trunk/orpsocv2/rtl
505 OR1200 overflow detection fixup

SPIflash program update

or1200 driver library timer improvement
julius 4836d 12h /openrisc/trunk/orpsocv2/rtl
504 ORPSoC ALU update with new comparison configuration option, software test for comparisons and register file comment cleanup julius 4853d 08h /openrisc/trunk/orpsocv2/rtl
503 ORPSoC's or1200 defines fix to indicate we don't actually have I/DMMU invalidate registers. julius 4854d 04h /openrisc/trunk/orpsocv2/rtl
502 ORPSoC update - or1200, ethmac Xilinx fifos
or1200 in ORPSoC has carry bit, overflow bit, and range exception added and tested. New software tests in ORPSoC library. Ml501 build had ethmac fifos added, and or1200_defines updated to use these new or1200 features by default
julius 4856d 08h /openrisc/trunk/orpsocv2/rtl
501 ORPSoC or1200 mult/mac/divide unit serial arith bug fixed.
ORPSoC or1200 defines now use serial divide by default
julius 4857d 08h /openrisc/trunk/orpsocv2/rtl

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.