OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_2_x/] - Rev 1623

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1623 First Import of uClinux for RC20x board jcastillo 6767d 00h /or1k/branches/stable_0_2_x
1622 First Import of uClinux for RC20x board jcastillo 6767d 00h /or1k/branches/stable_0_2_x
1621 First Impot jcastillo 6767d 01h /or1k/branches/stable_0_2_x
1620 Added SMC91C111 LAN Chip Interruption to work with uClinux jcastillo 6771d 21h /or1k/branches/stable_0_2_x
1619 Fixed types in function declaration jcastillo 6772d 02h /or1k/branches/stable_0_2_x
1618 Import of or32 sepcific part of binutils port updated by Balint and Nog phoenix 6772d 09h /or1k/branches/stable_0_2_x
1617 *** empty log message *** phoenix 6772d 09h /or1k/branches/stable_0_2_x
1616 Import of or32 sepcific part of binutils port updated by Balint and Nog phoenix 6772d 09h /or1k/branches/stable_0_2_x
1615 *** empty log message *** phoenix 6772d 09h /or1k/branches/stable_0_2_x
1614 CI should not be set in dMMU translation tables or one gets different behaviour with dMMU on or off in case data cache is enabled. care should be taken for addresses higher than 0x7fff_ffff where the situation is just reversed. (since or1200 does not cache upper half of address space if there is no dMMU) phoenix 6782d 09h /or1k/branches/stable_0_2_x
1613 change default phoenix 6787d 19h /or1k/branches/stable_0_2_x
1612 major optimizations for or32 target phoenix 6787d 19h /or1k/branches/stable_0_2_x
1610 Update ChangeLog nogj 6790d 20h /or1k/branches/stable_0_2_x
1609 0.2.0-rc2 release nogj 6790d 21h /or1k/branches/stable_0_2_x
1608 Avoid scheduleing too many jobs, potentially underflowing the scheduler stack nogj 6791d 15h /or1k/branches/stable_0_2_x
1607 Don't drop cycles from the scheduler nogj 6791d 15h /or1k/branches/stable_0_2_x
1606 fix uninitialized reads phoenix 6791d 20h /or1k/branches/stable_0_2_x
1605 Execute l.ff1 instruction nogj 6798d 16h /or1k/branches/stable_0_2_x
1604 Fix dumphex/dumpverilog to not do unaligned memory access nogj 6798d 16h /or1k/branches/stable_0_2_x
1603 Accept EM_OPENRISC as a valid machine nogj 6799d 20h /or1k/branches/stable_0_2_x

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.