OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_42/] - Rev 1013

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1013 ORP architecture supported. simons 8018d 17h /or1k/tags/nog_patch_42
1011 Removed some commented RTL. Fixed SR/ESR flag bug. lampret 8019d 10h /or1k/tags/nog_patch_42
1010 Import ivang 8023d 13h /or1k/tags/nog_patch_42
1009 Import ivang 8023d 14h /or1k/tags/nog_patch_42
1008 Import ivang 8023d 14h /or1k/tags/nog_patch_42
1007 Import ivang 8023d 14h /or1k/tags/nog_patch_42
1006 Import ivang 8023d 14h /or1k/tags/nog_patch_42
1005 Import ivang 8023d 14h /or1k/tags/nog_patch_42
1004 Now every ramdisk image should have init program. simons 8023d 23h /or1k/tags/nog_patch_42
1003 cuc temporary files are deleted upon exiting markom 8023d 23h /or1k/tags/nog_patch_42
1002 Now every ramdisk image should have init program. simons 8023d 23h /or1k/tags/nog_patch_42
1001 fixed load/store state machine verilog generation errors markom 8023d 23h /or1k/tags/nog_patch_42
1000 IC/DC cache enable routines fixed. simons 8024d 00h /or1k/tags/nog_patch_42
999 Now every ramdisk image should have init program. simons 8024d 01h /or1k/tags/nog_patch_42
998 added missing fout initialization markom 8024d 02h /or1k/tags/nog_patch_42
997 PRINTF should be used instead of printf; command redirection repaired markom 8024d 03h /or1k/tags/nog_patch_42
996 some minor bugs fixed markom 8025d 02h /or1k/tags/nog_patch_42
994 Store buffer has been tested and it works. BY default it is still disabled until uClinux confirms correct operation on FPGA board. lampret 8025d 10h /or1k/tags/nog_patch_42
993 Fixed IMMU bug. lampret 8025d 10h /or1k/tags/nog_patch_42
992 A bug when cache enabled and bus error comes fixed. simons 8025d 19h /or1k/tags/nog_patch_42

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.