OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_46/] [or1ksim/] [cache/] - Rev 1402

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1402 Do what dc_clock() did in mtspr() and remove it nogj 7046d 23h /or1k/tags/nog_patch_46/or1ksim/cache
1386 Rework exception handling nogj 7053d 03h /or1k/tags/nog_patch_46/or1ksim/cache
1382 Nir Mor:
Implemented DCCFGR, ICCFGR, DMMUCFGR and IMMUCFGR spr registers.		 nogj 7062d 03h /or1k/tags/nog_patch_46/or1ksim/cache
1376 aclocal && autoconf && automake phoenix 7081d 03h /or1k/tags/nog_patch_46/or1ksim/cache
1358 Modularise config file parseing. Paving the way for further modularisation. nogj 7087d 18h /or1k/tags/nog_patch_46/or1ksim/cache
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7096d 22h /or1k/tags/nog_patch_46/or1ksim/cache
1344 * Avoid doing a store in *every* instruction executed by storeing the instruction function unit in or32_opcodes nogj 7110d 01h /or1k/tags/nog_patch_46/or1ksim/cache
1308 Gyorgy Jeney: extensive cleanup phoenix 7301d 16h /or1k/tags/nog_patch_46/or1ksim/cache
1249 Downgrading back to automake-1.4 lampret 7466d 16h /or1k/tags/nog_patch_46/or1ksim/cache
1117 Ignore generated files for CVS purposes sfurman 7809d 16h /or1k/tags/nog_patch_46/or1ksim/cache
1099 cvs bug fixed markom 7896d 04h /or1k/tags/nog_patch_46/or1ksim/cache
1085 Bug fixed. simons 7908d 18h /or1k/tags/nog_patch_46/or1ksim/cache
997 PRINTF should be used instead of printf; command redirection repaired markom 7998d 07h /or1k/tags/nog_patch_46/or1ksim/cache
992 A bug when cache enabled and bus error comes fixed. simons 7999d 22h /or1k/tags/nog_patch_46/or1ksim/cache
970 Testbench is now running on ORP architecture platform. simons 8005d 18h /or1k/tags/nog_patch_46/or1ksim/cache
884 code cleaning - a lot of global variables moved to runtime struct markom 8042d 05h /or1k/tags/nog_patch_46/or1ksim/cache
876 Beta release of ATA simulation rherveille 8049d 16h /or1k/tags/nog_patch_46/or1ksim/cache
638 TLBTR CI bit is now working properly. simons 8200d 18h /or1k/tags/nog_patch_46/or1ksim/cache
631 Real cache access is simulated now. simons 8203d 17h /or1k/tags/nog_patch_46/or1ksim/cache
626 store buffer added markom 8204d 06h /or1k/tags/nog_patch_46/or1ksim/cache

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.