OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_61/] - Rev 639

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
639 MMU cache inhibit bit test added. simons 8226d 12h /or1k/tags/nog_patch_61
638 TLBTR CI bit is now working properly. simons 8226d 13h /or1k/tags/nog_patch_61
637 Updated file names. lampret 8226d 14h /or1k/tags/nog_patch_61
636 Fixed combinational loops. lampret 8226d 14h /or1k/tags/nog_patch_61
635 Fixed Makefile bug. ivang 8226d 16h /or1k/tags/nog_patch_61
634 configure.in : fixed to build start/Makefile
start.S : l.jalr r9 -> l.jr r9

Added missing files.
ivang 8227d 17h /or1k/tags/nog_patch_61
633 Bug fix in command line parser. ivang 8227d 18h /or1k/tags/nog_patch_61
632 profiler and mprofiler merged into sim. ivang 8228d 13h /or1k/tags/nog_patch_61
631 Real cache access is simulated now. simons 8229d 11h /or1k/tags/nog_patch_61
630 some bug fixes in store buffer analysis markom 8229d 20h /or1k/tags/nog_patch_61
629 typo fixed markom 8230d 00h /or1k/tags/nog_patch_61
627 or32 restored markom 8230d 01h /or1k/tags/nog_patch_61
626 store buffer added markom 8230d 01h /or1k/tags/nog_patch_61
625 Bus error bug fixed. Cache routines added. simons 8230d 17h /or1k/tags/nog_patch_61
624 Added logging of writes/read to/from SPR registers. ivang 8230d 17h /or1k/tags/nog_patch_61
623 update based on recent changes; arithmetic instructions does not modify carry yet markom 8230d 19h /or1k/tags/nog_patch_61
622 Cache test works on hardware. simons 8230d 22h /or1k/tags/nog_patch_61
621 Cache test works on hardware. simons 8230d 23h /or1k/tags/nog_patch_61
620 use ARITH_SET_FLAG to turn off set flag by arith. instructions markom 8230d 23h /or1k/tags/nog_patch_61
619 all test pass, after newest changes markom 8230d 23h /or1k/tags/nog_patch_61

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.