OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_65/] - Rev 84

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
84 Update. lampret 8505d 02h /or1k/tags/nog_patch_65
83 Updates. lampret 8505d 02h /or1k/tags/nog_patch_65
82 Changed pctemp to pcnext. lampret 8505d 02h /or1k/tags/nog_patch_65
80 First import. lampret 8532d 21h /or1k/tags/nog_patch_65
79 Data and instruction cache simulation added. lampret 8534d 18h /or1k/tags/nog_patch_65
78 (i/d)tlb_status lampret 8658d 08h /or1k/tags/nog_patch_65
77 Regular update. lampret 8658d 08h /or1k/tags/nog_patch_65
76 regular update lampret 8658d 08h /or1k/tags/nog_patch_65
75 simgetstr added. eval_mem32 replaced with evalsim_mem32. lampret 8658d 08h /or1k/tags/nog_patch_65
74 Same as DMMU. lampret 8665d 07h /or1k/tags/nog_patch_65
73 Fixed all bugs. Now more or less works. IMMU still has some problems (exception start). lampret 8665d 07h /or1k/tags/nog_patch_65
72 Added 'how to build GNU tools' lampret 8670d 08h /or1k/tags/nog_patch_65
71 Clean two typos. lampret 8675d 10h /or1k/tags/nog_patch_65
70 Basic setjmp/longjmp are ready. lampret 8675d 10h /or1k/tags/nog_patch_65
69 Sim debug. lampret 8677d 08h /or1k/tags/nog_patch_65
68 Added hook for l.sys 204. Changed SPR of flag (no more CCR) lampret 8677d 08h /or1k/tags/nog_patch_65
67 Added simulator "application load". lampret 8677d 08h /or1k/tags/nog_patch_65
66 Added another set of eval_ functions that should be used directly by simulator.
evalsim_ and setsim_ don't go through MMU transaltion mechanism.
lampret 8677d 08h /or1k/tags/nog_patch_65
65 Added DMMU stats. lampret 8677d 08h /or1k/tags/nog_patch_65
64 SPR bit definition moved to spr_defs.h. lampret 8677d 08h /or1k/tags/nog_patch_65

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.