OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc1/] [or1ksim/] [cpu/] - Rev 1666

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1666 Have load operations use op_1t.h and op_2t.h to generate the combination of
operations that operate on the different temporaries		 nogj 6773d 01h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu
1665 Have mac operations use op_2t.h to generate the combination of operations that
operate on the different temporaries.		 nogj 6773d 01h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu
1664 Have m{f,t}spr operations use op_1t.h and op_2t.h to generate the combination of
operations that operate on the different temporaries		 nogj 6773d 01h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu
1663 Have compare operations use op_2t.h to generate the combination of operations
that operate on the different temporaries		 nogj 6773d 01h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu
1662 Have sign extenstion operations use op_2t.h to generate the combination of
operations that operate on the different temporaries		 nogj 6773d 01h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu
1661 Have arithetic operations use op_2t.h and op_3t.h to generate the combination of
operations that operate on the different temporaries		 nogj 6773d 01h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu
1660 Create an op_3t.h file that automagically creates all the combinations of
operations depending on the number of tempraries availible. Move operations
that operate on three tempraries to the op_3t_op.h file from op.c		 nogj 6773d 01h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu
1659 Forgot cvs add ... nogj 6773d 01h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu
1658 Create an op_2t.h file that automagically creates all the combinations of
operations depending on the number of tempraries availible. Move operations
that operate on two tempraries to the op_2t_op.h file from op.c		 nogj 6773d 01h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu
1657 Create an op_1t.h file that automagically creates all the combinations of
operations depending on the number of tempraries availible. Move operations
that operate on one temprary to the op_1t_op.h file from op.c		 nogj 6773d 01h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu
1656 Pass the instruction operands as part of the op_queue structure. nogj 6773d 01h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu
1653 Dump the name of the unknown relocation. nogj 6773d 01h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu
1652 Avoid division and multiplication as far as possible (they are slow) nogj 6773d 01h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu
1651 Remove usesless (that give zero information) calls to debug(). nogj 6773d 01h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu
1650 Make the loading code not use the debug() function. The coff debug output goes
to the coff channel, the elf ones where pretty useless so I removed them.		 nogj 6773d 01h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu
1637 *** empty log message *** rezso 6788d 11h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu
1605 Execute l.ff1 instruction nogj 6835d 02h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu
1597 Fix parsing the destination register nogj 6847d 04h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu
1590 Added l.fl1 lampret 6850d 01h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu
1585 added missing exception, fixes segfault with trap exception phoenix 6863d 22h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.