OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc1/] [or1ksim/] [cpu/] [dlx/] - Rev 1778

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5607d 11h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/dlx
1749 This commit was manufactured by cvs2svn to create tag 'rel-0-3-0-rc1'. 5756d 16h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/dlx
1748 These are all the changes for Or1ksim 0.3.0 release candidate 1. The changes
are explained in the NEWS, README and ChangeLog files. A number of
long-standing bugs are fixed (see the OpenRISC tracker), and the code is
brought up to a consistent standard, following the GNU coding conventions
throughout.

Argument parsing now uses argtable2, and a User Guide has been added.
Documentation throughout has been extended to be compatible with Doxygen,
providing a further level of technical detail on the internals.
jeremybennett 5756d 16h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/dlx
1745 These are the changes to allow or1ksim to build as a library as well as a standalone simulator. The concept of a "generic" peripheral is added, which will commuicate with an external model via upcalls. jeremybennett 5792d 15h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/dlx
1743 Changes to bring behavior into line with the current OpenRISC 1000 specification and support GDB 6.8. A couple of small bugs with handling xterms and opening the remote debug channel are also fixed. Header files have been added to sources in Makefile.am files where they are missing, so that "make tags" will include them. Makefile.in files have been regenerated due to these changes. jeremybennett 5793d 15h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/dlx
1576 configure updates phoenix 6866d 11h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/dlx
1376 aclocal && autoconf && automake phoenix 7081d 22h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/dlx
1249 Downgrading back to automake-1.4 lampret 7467d 10h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/dlx
997 PRINTF should be used instead of printf; command redirection repaired markom 7999d 01h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/dlx
879 Initial version of OpenRISC Custom Unit Compiler added markom 8048d 17h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/dlx
538 memory width increased to 32bit; new memory test mem_test added - simple big endian test markom 8226d 00h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/dlx
500 Added .cvsignore files for annoying generated files erez 8231d 23h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/dlx
393 messages: exception on many places changed to abort markom 8267d 03h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/dlx
247 Major update of the enviorment. Now uses autoconf and automake. The
simulator uses readline aswell to get input from the user. A number of
new files added, some modified. The libc directory is now called support.
jrydberg 8297d 06h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/dlx
245 Initial revision cvs 8297d 06h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/dlx
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8301d 23h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/dlx
123 Bugs fixed:
- l.rfe temporarly disables exceptions
- l.sys does PC -= 4
- breakpoints now supported at peripheria locations
- uart0.rt/.tx nonexistent file segment fault

Other modifications:
- replaced string names to instruction indexes
- execute.c executes specified (in ISA table) function
- modified ISA table - flag needed for gdb
- added or32.c, which supports or32.h
- added new instructions l.mac, l.msb, l.maci, l.macrc
and their executing functions (opcodes to be revisited)
- added header acconfig.h
- modified configuration files
markom 8435d 20h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/dlx
77 Regular update. lampret 8661d 02h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/dlx
30 Updated SPRs, exceptions. Added 16450 device. lampret 8807d 11h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/dlx
26 Clean up. lampret 8838d 06h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/dlx

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.