OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_1/] - Rev 153

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
153 Writes to SPR_PC are now enabled chris 8419d 04h /or1k/tags/rel_1
152 Breakpoint exceptions from single step are not printed now. chris 8419d 04h /or1k/tags/rel_1
151 Typo in the previous commit. Sorry. chris 8419d 04h /or1k/tags/rel_1
150 Fixed some single stepping issues chris 8419d 04h /or1k/tags/rel_1
149 Fixed bug where disassemble command caused a segmentation fault chris 8420d 06h /or1k/tags/rel_1
148 Replace single stepping patch that got overwritten chris 8420d 07h /or1k/tags/rel_1
147 Initial checkin of instructions chris 8420d 23h /or1k/tags/rel_1
146 Mofications to work with or1ksim JTAG based simulation chris 8420d 23h /or1k/tags/rel_1
145 Modifications necessary for functional gdb debugging interface chris 8420d 23h /or1k/tags/rel_1
144 Modifications necessary for functional gdb interface chris 8420d 23h /or1k/tags/rel_1
143 Modifications necessary to work with JTAG or1ksim simulator chris 8420d 23h /or1k/tags/rel_1
142 Modifications for a functional gdb environment chris 8420d 23h /or1k/tags/rel_1
141 Added l_trap() chris 8420d 23h /or1k/tags/rel_1
140 Modifications to work with or1ksim JTAG simulator chris 8420d 23h /or1k/tags/rel_1
139 Modifications for functional gdb chris 8420d 23h /or1k/tags/rel_1
138 - on the fly insn decoding
- removed asm input file support
- removed string from execution
- speedup of loading		 markom 8424d 02h /or1k/tags/rel_1
137 Added TRAP exception chris 8425d 01h /or1k/tags/rel_1
136 Fixed the DSR/DRR debug register definitions which were stored backwards chris 8425d 01h /or1k/tags/rel_1
135 Fixed a couple of bugs related to updating registers over JTAG
during debugging.		 chris 8425d 01h /or1k/tags/rel_1
134 *** empty log message *** markom 8427d 00h /or1k/tags/rel_1

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.