OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_1/] - Rev 1782

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5562d 05h /or1k/tags/rel_1
896 This commit was manufactured by cvs2svn to create tag 'rel_1'. 7993d 06h /tags/rel_1
895 Added simple trace buffer [only for Xilinx Virtex target]. Fixed instruction fetch abort when new exception is recognized. lampret 7993d 06h /trunk
894 Typing mistake fixed. simons 7995d 03h /trunk
893 Ethernet tested on xess board. simons 7995d 04h /trunk
891 eth_ledc not positioned correctly. Fixed. mohor 7995d 04h /trunk
890 Ethernet RXD pins were not positioned correctly. mohor 7995d 04h /trunk
889 Modified Ethernet model. ivang 7995d 09h /trunk
888 LCD 320x240 configuration added. simons 7996d 02h /trunk
887 Some additional instructions fixes. simons 7996d 12h /trunk
886 MMU registers reserved fields protected from writing. simons 7997d 11h /trunk
885 Some incorrect instructions fixed. simons 7997d 14h /trunk
884 code cleaning - a lot of global variables moved to runtime struct markom 7997d 17h /trunk
883 cuc updated, cuc prompt parsing; CSM analysis markom 7998d 12h /trunk
882 Routine for adjusting read and write delay for devices added. simons 8000d 15h /trunk
881 Normally uart rx and tx files should be in the current folder. mohor 8001d 08h /trunk
880 Library should not be erased during clean. mohor 8001d 09h /trunk
879 Initial version of OpenRISC Custom Unit Compiler added markom 8003d 11h /trunk
878 first release of atabug rherveille 8005d 05h /trunk
877 ata beta release rherveille 8005d 05h /trunk

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.