URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_10/] - Rev 1780

Rev	Log message	Author	Age	Path
1765		root	5586d 09h	/or1k/tags/rel_10
1180	This commit was manufactured by cvs2svn to create tag 'rel_10'.		7624d 18h	/tags/rel_10
1179	BIST interface added for Artisan memory instances.	simons	7624d 18h	/trunk
1178	avoid another immu exception that should not happen	phoenix	7654d 06h	/trunk
1177	more informative output	phoenix	7655d 13h	/trunk
1176	Added comments.	damonb	7656d 04h	/trunk
1174	fix for immu exceptions that never should have happened	phoenix	7657d 08h	/trunk
1170	Added support for l.addc instruction.	csanchez	7665d 12h	/trunk
1169	Added support for l.addc instruction.	csanchez	7665d 12h	/trunk
1168	Added explicit alignment expressions.	csanchez	7670d 22h	/trunk
1167	Corrected offset of TSS field within task_struct.	csanchez	7670d 22h	/trunk
1166	Fixed problem with relocations of non-allocated sections.	csanchez	7670d 23h	/trunk
1165	timeout bug fixed; contribution by Carlos	markom	7687d 16h	/trunk
1161	When OR1200_NO_IMMU and OR1200_NO_IC are not both defined or undefined at the same time, results in a IC bug. Fixed.	lampret	7691d 05h	/trunk
1160	added missing .rodata.* section into rom linker script	phoenix	7722d 05h	/trunk
1159	No functional changes. Added defines to disable implementation of multiplier/MAC	lampret	7734d 08h	/trunk
1158	Added simple uart test case.	lampret	7735d 09h	/trunk
1157	Added syscall test case.	lampret	7735d 10h	/trunk
1156	Tick timer test case added.	lampret	7736d 06h	/trunk
1155	No functional change. Only added customization for exception vectors.	lampret	7737d 10h	/trunk