OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_11/] - Rev 1179

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1179 BIST interface added for Artisan memory instances. simons 7667d 03h /or1k/tags/rel_11
1178 avoid another immu exception that should not happen phoenix 7696d 15h /or1k/tags/rel_11
1177 more informative output phoenix 7697d 21h /or1k/tags/rel_11
1176 Added comments. damonb 7698d 13h /or1k/tags/rel_11
1174 fix for immu exceptions that never should have happened phoenix 7699d 17h /or1k/tags/rel_11
1170 Added support for l.addc instruction. csanchez 7707d 21h /or1k/tags/rel_11
1169 Added support for l.addc instruction. csanchez 7707d 21h /or1k/tags/rel_11
1168 Added explicit alignment expressions. csanchez 7713d 07h /or1k/tags/rel_11
1167 Corrected offset of TSS field within task_struct. csanchez 7713d 07h /or1k/tags/rel_11
1166 Fixed problem with relocations of non-allocated sections. csanchez 7713d 07h /or1k/tags/rel_11
1165 timeout bug fixed; contribution by Carlos markom 7730d 01h /or1k/tags/rel_11
1161 When OR1200_NO_IMMU and OR1200_NO_IC are not both defined or undefined at the same time, results in a IC bug. Fixed. lampret 7733d 14h /or1k/tags/rel_11
1160 added missing .rodata.* section into rom linker script phoenix 7764d 14h /or1k/tags/rel_11
1159 No functional changes. Added defines to disable implementation of multiplier/MAC lampret 7776d 16h /or1k/tags/rel_11
1158 Added simple uart test case. lampret 7777d 18h /or1k/tags/rel_11
1157 Added syscall test case. lampret 7777d 18h /or1k/tags/rel_11
1156 Tick timer test case added. lampret 7778d 14h /or1k/tags/rel_11
1155 No functional change. Only added customization for exception vectors. lampret 7779d 18h /or1k/tags/rel_11
1154 When using tty channel, put the serial port into raw mode (no echo, no
CR/LF conversion, no other line discipline/buffering).		 sfurman 7787d 10h /or1k/tags/rel_11
1153 When multiple interrupts were pending, e.g. TX buffer empty and RX
available, reading the UART's IIR register could potentially clear a
TX interrupt before it had been sent to the processor, thus dropping
the interrupt permanently.

Fix tested w/ both eCos and uclinux.		 sfurman 7787d 20h /or1k/tags/rel_11

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.